

european space agency agence spatiale européenne

Pages 1 to 28

INTEGRATED CIRCUITS, SILICON MONOLITHIC, BIPOLAR OPERATIONAL AMPLIFIERS, BASED ON TYPE OP400A

ESA/SCC Detail Specification No. 9101/033



space components coordination group

		Appro	oved by
Issue/Rev.	June 1994 December 1994 May 1997	Date SCCG Chairman	
Issue 1	June 1994	Tomores	Llut
Revision 'A'	December 1994	Tonomical	Hour
Revision 'B'	May 1997	Sa mitt	Dom
			C =



Rev. 'A'

PAGE 2

ISSUE 1

DOCUMENTATION CHANGE NOTICE

DOCUMENTATION CHANGE NOTICE							
Rev. Rev. CHANGE Ap Letter Date Reference Item	oproved CR No.						
P2. DCN	None None 23688						



PAGE 3

ISSUE 1

TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5 5 5 5 5 5 5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
2.	APPLICABLE DOCUMENTS	13
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	13
4.	REQUIREMENTS	13
4.4		
4.1	General	13
4.2	Deviations from Generic Specification	13
4.2.1	Deviations from Special In-process Controls	13
4.2.2	Deviations from Final Production Tests	13
4.2.3	Deviations from Burn-in Tests	13
4.2.4	Deviations from Qualification Tests	13
4.2.5	Deviations from Lot Acceptance Tests	13
4.3	Mechanical Requirements	13
4.3.1	Dimension Check	13
4.3.2	Weight	13
4.4	Materials and Finishes	14 14
4.4.1	Case	14
4.4.2	Lead Material and Finish	14
4.5	Marking	14
4.5.1	General	
4.5.2	Lead Identification	14 14
4.5.3	The SCC Component Number	
4.5.4	Traceability Information	14
4.6	Electrical Measurements	15
4.6.1	Electrical Measurements at Room Temperature	15 15
4.6.2	Electrical Measurements at High and Low Temperatures	15
4.6.3	Circuits for Electrical Measurements	15
4.7	Burn-in Tests	15
4.7.1 4.7.2	Parameter Drift Values	15
	Conditions for High Temperature Reverse Bias Burn-in Conditions for Power Burn-in	15
4.7.3 4.7.4	Electrical Circuits for High Temperature Reverse Bias Burn-in	15 15
	Electrical Circuits for Power Burn-in	
4.7.5 4.8	Environmental and Endurance Tests	15 27
4.8 4.8.1	Electrical Measurements on Completion of Environmental Tests	27 27
4.8.1	·	27 27
	Electrical Measurements at Intermediate Points during Endurance Tests	
4.8.3	Electrical Measurements on Completion of Endurance Tests	27
4.8.4	Conditions for Operating Life Tests	27
4.8.5	Electrical Circuits for Operating Life Tests	27 27
4.8.6	Conditions for High Temperature Storage Test	21



PAGE 4

TABLI	ES	<u>Page</u>
		0
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, D.C. Parameters	16
_	Electrical Measurements at Room Temperature, A.C. Parameters	17
3	Electrical Measurements at High and Low Temperatures	18
4	Parameter Drift Values	25
5(a)	Conditions for High Temperature Reverse Bias Burn-in	25
5(b)	Conditions for Power Burn-in and Operating Life Tests	25
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing	28
FIGUE	<u>RES</u>	
1	Parameter Derating Information	7
2	Physical Dimensions	8
3(a)	Pin Assignment	11
3(b)	Truth Table	11
3(c)	Circuit Schematic	12
3(d)	Functional Diagram	12
4	Circuits for Electrical Measurements	19
5(a)	Electrical Circuit for High Temperature Reverse Bias Burn-in	26
5(h)	Flectrical Circuit for Power Burn-in and Operating Life Tests	26

APPENDICES (Applicable to specific Manufacturers only)

None.



PAGE

ISSUE -

5

1. **GENERAL**

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, quad low offset, low power, operational amplifier, based on Type OP400A. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION

The parameter derating information of the integrated circuits specified herein is shown in Figure 1.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE (FIGURE 3(b))

Not applicable.

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 1 with a Minimum Critical Path Failure Voltage of 1000 Volts.



Rev. 'A'

PAGE

ISSUE 1

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	D.I.L.	2(a)	G4
02	CHIP CARRIER	2(b)	7

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage Range	V _{CC}	± 20	V	-
2	Differential Input Voltage Range	V _{ID}	±30	V	-
3	Input Voltage Range	V _{IN}	± 20	V	-
4	Device Power Dissipation (Continuous)	P _D	800	mW	Note 1
5	Operating Temperature Range	T _{op}	-55 to +125	°C	<u>-</u>
6	Storage Temperature Range	T _{stg}	65 to + 150	°C	-
7	Soldering Temperature For DIP For CCP	T _{sol}	+ 265 + 245	ů	Note 2 Note 3
8	Junction Temperature	TJ	+ 150	°C	-
9	Thermal Resistance For DIP For CCP	R _{TH(J-C)}	29 35	°C/W	-

NOTES


- 1. At T_{amb} = +77°C for Variant 01 and +94°C for Variant 02. For derating at T_{amb} > +77°C and +94°C, see Figure 1.
- 2. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 3. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.



PAGE

ISSUE 1

FIGURE 1 - PARAMETER DERATING INFORMATION



Power Dissipation versus Temperature




PAGE

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - DUAL-IN-LINE PACKAGE, 14-PIN



SYMBOL	MILLIM	NOTES	
STWIBOL	MIN	MAX	NOTES
Α	-	5.08	
b	0.38	0.58	8
b ₁	-	1.78	8
С	0.20	0.38	8
D	-	19.94	
E	5.59	7.87	
E1	7.37	8.13	4
е	2.54 TY	/PICAL	6, 9
L	3.18	5.08	
Q	0.38	1.52	3
S	1.78	2.54	7
α	0°	15°	10

NOTES: See Page 10.




PAGE

ISSUE 1

9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - CHIP CARRIER, 28-TERMINAL



DIMENSIONS	MILLIM	LIMETRES NOTES			
DIMENSIONS	MIN	MAX	NOTES		
A	1.63	2.54			
A1	1.37	2.24			
В	0.56	0.71	8		
С	1.14	1.40	8		
C1	C1 1.96 2.36				
D	D 11.23 11.63				
D1	-	11.63			
d	1.27	TYPICAL	6, 9		
. d1	1.91	TYPICAL			
E	11.23	11.63			
E1	- '	11.63			
е	1.27	TYPICAL	6, 9		
e1	1.91				
h, h1	1.016	TYPICAL.	11		
j, j1	0.51	TYPICAL	12		

NOTES: See Page 10.



PAGE 10

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(b) INCLUSIVE

- 1. Index area: a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(b).
- 2. Not applicable.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. Not applicable.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 12 spaces for dual-in-line packages.
 24 spaces for chip carrier packages.
- 10. Lead centreline when α is 0°.
- 11. 3 non-index corners 6 dimensions.
- 12. Index corner only 2 dimensions.




PAGE 11

ISSUE 1

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE PACKAGE

CHIP CARRIER PACKAGE



(TOP VIEW)

DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

DUAL-IN-LINE PIN OUTS 6 10 11 12 13 14 CHIP CARRIER PIN OUTS 3 10 13 16 17 20 22 24 27 28

FIGURE 3(b) - TRUTH TABLE

Not applicable.



PAGE 12

ISSUE 1

FIGURE 3(c) - CIRCUIT SCHEMATIC





FIGURE 3(d) - FUNCTIONAL DIAGRAM





PAGE 13

ISSUE 1

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

V_{CC} = Supply voltage of the device under test.

AV = Gain of the device under test.

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

(a) Para. 7.1.1(a), "High Temperature Reverse Bias tests" and subsequent electrical measurements related to this test shall be omitted.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package and 0.85 grammes for the chip carrier package.



PAGE 14

ISSUE 1

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

4.4.2 Lead Material and Finish

For dual-in-line packages, the material shall be Type 'G' with Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages, the finish shall be Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700 and the following paragraphs. When the component is too small to accommodate all of the marking specified, as much as space permits shall be marked and the marking information, in full, shall accompany the component in its primary package.

The information to be marked and the order of precedence shall be as follows:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(b).

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:-

	<u>910103301</u> B
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable) -	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.



PAGE 15

ISSUE 1

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0-5)$ °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and test sequences for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at T_{amb} = +22 ±3 °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for High Temperature Reverse Bias Burn-in

Not applicable.

4.7.3 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5(b) of this specification.

4.7.4 Electrical Circuits for High Temperature Reverse Bias Burn-in

Not applicable.

4.7.5 Electrical Circuits for Power Burn-in

Circuits for use in performing the power burn-in tests are shown in Figure 5(b) of this specification.



PAGE 16

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IITS	INIT
NO.	CHARACTERISTICS	(NOTE 1)	MIL-STD 883	FIG.	TEST CONDITIONS	MIN	MAX	UNIT
1 to 4	Input Offset Voltage	V _{IOi}	4001	4(a)	+ V _{CC} = + 15V, - V _{CC} = - 15V V ₁ = 0V	-	150	μV
5 to 8	Input Offset Current	l _{IOi}	4001	4(b)	+ V _{CC} = + 15V, - V _{CC} = - 15V V ₁ = 0V	-	1.0	nA
9 to 12	Input Bias Current	l _{IBi}	4001	4(c)	+ V _{CC} = + 15V, - V _{CC} = - 15V V ₁ = 0V	-	±3.0	nA
13 to 16	Output Voltage Swing (Plus)	+V _{OPi}	4004	4(d)	$+V_{CC}$ = +15V, $-V_{CC}$ = -15V V ₁ = +15V, R _L =10kΩ	+ 12	-	V
17 to 20	Output Voltage Swing (Minus)	– V _{OPi}	4004	4(d)	$+V_{CC}$ = +15V, $-V_{CC}$ = -15V V_1 = -15V, R_L = 10kΩ	-	-12	V
21 to 24	Output Voltage Swing (Plus)	+V _{OPi}	4004	4(d)	$+V_{CC} = +15V,$ $-V_{CC} = -15V$ $V_1 = +15V, R_L = 2.0k\Omega$	+11	-	V
25 to 28	Output Voltage Swing (Minus)	– V _{OPi}	4004	4(d)	$+V_{CC} = +15V,$ $-V_{CC} = -15V$ $V_1 = -15V, R_L = 2.0k\Omega$	-	-11	V
29	Power Supply Current	lcc	4005	4(e)	+ V _{CC} = 15V, - V _{CC} = -15V	<u>.</u>	2.9	mA
30 to 33	Open Loop Voltage Gain	A _{VSi}	4004	4(f)	$+ V_{CC} = + 15V,$ $- V_{CC} = - 15V$ $V_1 = + 10V \text{ or } V_1 = - 10V$ $R_L = 10k\Omega$	5000	-	V/mV
34 to 37	Open Loop Voltage Gain	A _{VSi}	4004	4(f)	$+V_{CC} = +15V,$ $-V_{CC} = -15V$ $V_1 = +10V \text{ or } V_1 = -10V$ $R_L = 2.0k\Omega$	2000	-	V/mV
38 to 41	Power Supply Rejection Ratio	+ PSRR _i	4003	4(g)	+ V _{CC} = 3V or 18V - V _{CC} = - 18V	-	1.8	μV/V
42 to 45	Power Supply Rejection Ratio	- PSRR _i	4003	4(g)	-V _{CC} = -3V or -18V +V _{CC} = +18V	-	1.8	μV/V
46 to 49	Common Mode Rejection Ratio	CMRR _i	4003	4(h)	+V _{CC} = +27V or +3V -V _{CC} = -3V or -27V V ₁ = -12V or +12V	120	-	dB

NOTES: See Page 17.



PAGE 17

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No	No. CHARACTERISTICS			TEST TEST CONDITIONS	LIMITS		UNIT	
No.	CHARACTERISTICS	(NOTE 1)	MIL-STD 883	FIG.	TEST CONDITIONS	MIN	MAX	UNIT
50 to 53	Slew Rate (Plus)	SR _i (+)	4002	4(i)	$+V_{CC} = +15V,$ $-V_{CC} = -15V$ $V_{IN} = +5V$ to $-5V$ AV = 1.0	0.1	-	V/µs
54 to 57	Slew Rate (Minus)	SR _i (−)	4002	4(i)	$+V_{CC} = +15V,$ $-V_{CC} = -15V$ $V_{IN} = +5V \text{ to } -5V$ AV = 1.0	0.1	-	V/µs
58 to 61	Input Noise Voltage	e _{NT}	-	4(j)	+ V _{CC} = + 15V, - V _{CC} = - 15V f = 10 to 100Hz	-	438	nVrms

NOTES

1. A parameter with an index 'i' ('i' = 1 to 4) means that a measurement for each of the 4 amplifiers must be performed.



PAGE 18

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

		SYMBOL	TEST METHOD	TEST	TEGT COMPLETIONS	LIM	IITS	
No.	CHARACTERISTICS	(NOTE 1)	MIL-STD 883	FIG.	TEST CONDITIONS	MIN	MAX	UNIT
1 to 4	Input Offset Voltage	V _{iOi}	4001	4(a)	+ V _{CC} = + 15V, - V _{CC} = - 15V V ₁ = 0V	-	270	μV
5 to 8	Input Offset Current	l _{lOi}	4001	4(b)	+ V _{CC} = + 15V, - V _{CC} = - 15V V ₁ = 0V	-	2.5	nA
9 to 12	Input Bias Current	I _{IBi}	4001	4(c)	+ V _{CC} = +15V, - V _{CC} = -15V V ₁ = 0V	-	± 5.0	nA
13 to 16	Output Voltage Swing (Plus)	+ V _{OPi}	4004	4 (d)	$+V_{CC} = +15V,$ $-V_{CC} = -15V$ $V_1 = +15V, R_L = 10k\Omega$	+ 12	-	V
17 to 20	Output Voltage Swing (Minus)	– V _{OPi}	4004	4(d)	$+V_{CC} = 15V,$ $-V_{CC} = -15V$ $V_1 = -15V, R_L = 10kΩ$	-	 12	V
21 to 24	Output Voltage Swing (Plus)	+ V _{OPi}	4004	4(d)	$+V_{CC} = 15V,$ $-V_{CC} = -15V$ $V_1 = +15V, R_L = 2.0kΩ$	+ 11	-	V
25 to 28	Output Voltage Swing (Minus)	– V _{OPi}	4004	4(d)	$+V_{CC} = 15V,$ $-V_{CC} = -15V$ $V_1 = -15V, R_L = 2.0kΩ$	-	— 11	V
29	Power Supply Current	lcc	4005	4(e)	+ V _{CC} = 15V, - V _{CC} = -15V	-	3.1	mA
30 to 33	Open Loop Voltage Gain	A _{VSi}	4004	4(f)	$+ V_{CC} = 15V,$ $- V_{CC} = -15V$ $V_1 = +10V \text{ or } V_1 = -10V$ $R_L = 10k\Omega$	3000	-	V/mV
34 to 37	Open Loop Voltage Gain	A _{VSi}	4004	4(f)	$+ V_{CC} = 15V,$ $- V_{CC} = -15V$ $V_1 = +10V \text{ or } V_1 = -10V$ $R_L = 2.0k\Omega$	1000	-	V/mV
38 to 41	Power Supply Rejection Ratio	+ PSRR _i	4003	4(g)	+ V _{CC} = 3V or 18V - V _{CC} = - 18V	-	3.2	μV/V
42 to 45	Power Supply Rejection Ratio	– PSRR _i	4003	4(g)	-V _{CC} = -3V or -18V +V _{CC} = +18V	-	3.2	μV/V
46 to 49	Common Mode Rejection Ratio	CMRR _i	4003	4(h)	$+V_{CC} = +27V \text{ or } +3V$ $-V_{CC} = -3V \text{ or } -27V$ $V_1 = -12V \text{ or } +12V$	115	-	dB

NOTES: See Page 17.




PAGE 19

ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - INPUT OFFSET VOLTAGE




NOTES

1. Close sw1 and sw2, measure E_i for each amplifier.

$$V_{IOi} = \frac{E_i}{1000}$$

FIGURE 4(b) - INPUT OFFSET CURRENT



NOTES

1. Open sw1 and sw2, measure E_i for each amplifier.


$$I_{IOi} = \frac{E_i/1000-V_{IOi}}{100k\Omega}$$



PAGE 20 ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)





NOTES


- 1. Close sw1 and open sw2, measure E1i.
- 2. Open sw1 and close sw2, measure E2i

$$I_{+ |Bi} = \frac{V_{|Oi} - E_{1i}/1000}{100k\Omega}$$

$$I_{|Bi} = \frac{\left| I_{+ |Bi} \right| + \left| I_{- |Bi} \right|}{2}$$

$$I_{- |Bi} = \frac{V_{|Oi} - E_{2i}/1000}{100k\Omega}$$

FIGURE 4(d) - OUTPUT VOLTAGE SWING



NOTES

1. Close sw1 and sw2, measure V_{OPi} for each amplifier.




PAGE 21

ISSUE 1


FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - POWER SUPPLY CURRENT



1. Close sw1 and sw2, measure I_{CC} for the four amplifiers.

FIGURE 4(f) - OPEN LOOP VOLTAGE GAIN



NOTES


Close sw1 and sw2, measure E_{1i} when V₁ = -10V and measure E_{2i} when V₁ = +10V.

$$A_{VSi} = 1000 \times \frac{20}{E_{2i} - E_{1i}}$$

PAGE 22 ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - POWER SUPPLY REJECTION RATIO




NOTES

- 1. Close sw1 and sw2, measure E_{0i} when $+V_{CC} = +18V$ and $-V_{CC} = -18V$. 2. Close sw1 and sw2, measure E_{1i} when $+V_{CC} = +3V$ and $-V_{CC} = -18V$.
- 3. Close sw1 and sw2, measure E_{2i} when $+V_{CC} = +18V$ and $-V_{CC} = -3V$.
- 4. $\Delta V_{CC} = 15V$.

+ PSRR_i =
$$\frac{E_{1i} - E_{0i}}{15 \times 1000}$$

 $-PSRR_i = \frac{E_{2i} - E_{0i}}{15 \times 1000}$

FIGURE 4(h) - COMMON MODE REJECTION RATIO



NOTES

- Close sw1 and sw2, measure E_{1i} when $V_1 = -12V$, $+V_{CC} = +27V$ and $-V_{CC} = -3V$.
- 2. Close sw1 and sw2, measure E_{2i} when $V_1 = +12V$, $+V_{CC} = +3V$ and $-V_{CC} = -27V$.

CMRR_i = 20log
$$\frac{E_{2i}-E_{1i}}{1000 \times 24}$$




PAGE 23

ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - SLEW RATE




NOTES

1. Pulse Generator:-


Rise Time \leq 10ns. Repetition Rate 1.0kHz (Max.). Pulse Voltage $V_{IN} = -5V$ to +5V.

$$SR = \frac{\Delta V_{OI}}{\Delta t}$$

WAVEFORM 1 - SR(+)



WAVEFORM 2 - SR(-)




NOTES

PAGE 24

ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - INPUT NOISE VOLTAGE





PAGE 25 ISSUE 1

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
1 to 4	Input Offset Voltage	V _{IOi}	As per Table 2	As per Table 2	±30	μV
5 to 8	Input Offset Current	l _{lOi}	As per Table 2	As per Table 2	± 0.3	nA
9 to 12	Input Bias Current	I _{IBi}	As per Table 2	As per Table 2	± 0.3	nA
29	Power Supply Current	lcc	As per Table 2	As per Table 2	± 10	%

TABLE 5(a) - CONDITIONS FOR HIGH TEMPERATURE REVERSE BIAS BURN-IN

Not applicable.

TABLE 5(b) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT	
1	Ambient Temperature	T _{amb}	+ 125(+5-0)	۰c	
2	Power Supply Voltage	V _{CC}	± 18	V	


PAGE 26

ISSUE 1

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR HIGH TEMPERATURE REVERSE BIAS BURN-IN

Not applicable.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 27

ISSUE 1

4.8 ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 19000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(b) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5(b) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 28 ISSUE 1

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

No.	CHARACTERISTICS	SYMBOL (NOTE 1)	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	ABSOLUTE		LINUT
					MIN	MAX	UNIT
1 to 4	Input Offset Voltage	V _{IOi}	As per Table 2	As per Table 2	-	150	μV
5 to 8	Input Offset Current	l _{IOi}	As per Table 2	As per Table 2	-	1.0	nA
9 to 12	Input Bias Current	I _{IBi}	As per Table 2	As per Table 2	-	±3.0	nA
13 to 16	Output Voltage Swing (Plus)	+V _{OPi}	As per Table 2	As per Table 2	+ 12	-	V
17 to 20	Output Voltage Swing (Minus)	– V _{OPi}	As per Table 2	As per Table 2	-	- 12	V
21 to 24	Output Voltage Swing (Plus)	+V _{OPi}	As per Table 2	As per Table 2	+ 11	-	V
25 to 28	Output Voltage Swing (Minus)	– V _{OPi}	As per Table 2	As per Table 2	-	- 11	V
29	Power Supply Current	lcc	As per Table 2	As per Table 2	-	2.9	mA
30 to 33	Open Loop Voltage Gain	A _{VSi}	As per Table 2	As per Table 2	5000	-	V/mV
34 to 37	Open Loop Voltage Gain	A _{VSi}	As per Table 2	As per Table 2	2000	-	V/mV
38 to 41	Power Supply Rejection Ratio	+ PSRR _i	As per Table 2	As per Table 2	-	1.8	μV/V
42 to 45	Power Supply Rejection Ratio	– PSRR _i	As per Table 2	As per Table 2	-	1.8	μV/V
46 to 49	Common Mode Rejection Ratio	CMRR _i	As per Table 2	As per Table 2	120	-	dB