

# european space agency agence spatiale européenne

Pages 1 to 43

## INTEGRATED CIRCUITS, SILICON MONOLITHIC,

**CMOS DUAL 1-OF-4** 

DECODER/DEMULTIPLEXERS,

**BASED ON TYPE 4555B** 

ESA/SCC Detail Specification No. 9408/011



# space components coordination group

		Approved by		
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
Issue 3	June 2001	91.300	Am	



PAGE 2

ISSUE 3

## **DOCUMENTATION CHANGE NOTICE**

	DOCUMENTATION CHANGE NOTICE				
Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.	
		Reference  This Issue supers Revisions 'A', 'B' DCRs:- Cover page DCN Para. 1.3 Table 1(b) Figure 2(a) Figure 2(e)	CHANGE Item  sedes Issue 2 and incorporates all modifications defined in and 'C' to Issue 2 and the changes agreed in the following  : New sentence added : No. 8, Maximum temperature amended : Dimension 'C' min corrected to "1.49" : Dimension 'E' corrected : Last sentence deleted, new text added		



PAGE 3

ISSUE 3

## **TABLE OF CONTENTS**

		<u>Page</u>
1.	GENERAL	5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5 5 5 5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	16
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	16
4.	REQUIREMENTS	16
4.1	General	16
4.2	Deviations from Generic Specification	16
4.2.1	Deviations from Special In-process Controls	16
4.2.2	Deviations from Final Production Tests	16
4.2.3	Deviations from Burn-in Tests	16
4.2.4	Deviations from Qualification Tests	16
4.2.5	Deviations from Lot Acceptance Tests	17
4.3	Mechanical Requirements	17
4.3.1	Dimension Check	17
4.3.2	Weight	17
4.4	Materials and Finishes	17
4.4.1	Case	17
4.4.2	Lead Material and Finish	17
4.5	Marking	17
4.5.1	General	17
4.5.2	Lead Identification	17
4.5.3	The SCC Component Number	18
4.5.4	Traceability Information	18
4.6	Electrical Measurements	18
4.6.1	Electrical Measurements at Room Temperature	18
4.6.2	Electrical Measurements at High and Low Temperatures	18
4.6.3	Circuits for Electrical Measurements	18
4.7	Burn-in Tests	18
4.7.1	Parameter Drift Values	18
4.7.2	Conditions for H.T.R.B. and Burn-in	18
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	18
4.8	Environmental and Endurance Tests	41
4.8.1	Electrical Measurements on Completion of Environmental Tests	41
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	41
4.8.3	Electrical Measurements on Completion of Endurance Tests	41
4.8.4	Conditions for Operating Life Test	<sup>-</sup> 41
4.8.5	Electrical Circuits for Operating Life Tests	41
4.8.6	Conditions for High Temperature Storage Test	41



PAGE 4

ISSUE 3

TABLE	<u>≣S</u>	<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	19
	Electrical Measurements at Room Temperature, a.c. Parameters	22
3(a)	Electrical Measurements at High Temperature	24
3(b)	Electrical Measurements at Low Temperature	27
4	Parameter Drift Values	36
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	37
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	37
5(c)	Conditions for Burn-in Dynamic	38
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of EnduranceTesting	42
FIGUE	<u>RES</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	13
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	14
3(e)	Input Protection Network	15
4	Circuits for Electrical Measurements	30
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	39
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	39
5(c)	Electrical Circuit for Burn-in Dynamic	40
	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	43



PAGE

ISSUE 3

5

#### 1. GENERAL

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Dual 1-of-4 Decoder/Demultiplexer, having fully buffered outputs, based on Type 4555B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

As per Figure 2.

## 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 TRUTH TABLE

As per Figure 3(b).

#### 1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Filure Voltage of 400 Volts.

#### 1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE 6

ISSUE 3

## **TABLE 1(a) - TYPE VARIANTS**

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	Ģ2
11	SO CERAMIC	2(e)	G4

## **TABLE 1(b) - MAXIMUM RATINGS**

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	$V_{DD}$	-0.5 to + 18	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I <sub>IN</sub>	10	mA	-
4	D.C. Output Current	± l <sub>O</sub>	10	mA	Note 3
5	Device Dissipation	P <sub>D</sub>	200	mWdc	Per Package
6	Output Dissipation	P <sub>DSO</sub>	100	mWdc	Note 4
7	Operating Temperature Range	T <sub>op</sub>	-55 to + 125	°C	-
8	Storage Temperature Range	T <sub>stg</sub>	-65 to + 150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 300 + 245	°C	Note 5 Note 6

#### **NOTES**

- 1. Device is functional from +3V to +15V with reference to VSS.
- 2.  $V_{DD} + 0.5V$  should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





PAGE

ISSUE 3

## FIGURE 2 - PHYSICAL DIMENSIONS

## FIGURE 2(a) - FLAT PACKAGE, 16-PIN





CVMDOI	MILLIMETRES		NOTES	
SYMBOL	MIN	MAX	NOTES	
Α	6.75	7.06		
В	9.76	10.14		
C	1.49	1.95	-	
D	0.102	0.152	3	
E	8.76	9.01		
F	1.27	TYPICAL	4	
G	0.38	0.48	3	
н	6.0	-	3	
L	18.75	22.0		
М	0.33	0.43		
N	4.31	TYPICAL		





PAGE 8

ISSUE 3

## FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

## FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN





SYMBOL	MILLIMETRES		NOTES	
STIVIDOL	MIN	MAX	NOTES	
Α	2.10	2.54		
a <sub>1</sub>	3.0	3.7		
a <sub>2</sub>	0.63	1.14	2	
В	1.82	2.23		
b	0.40	0.50	3	
b <sub>1</sub>	0.20	0.30	3	
D	18.79	19.20		
E	7.36	7.87		
е	2.41	2.67	4	
e <sub>1</sub>	17.65	17.90		
e <sub>2</sub>	7.62	8.12		
F	7.11	7.62		
1	-	3.70		
K	10.90	12.10		
$\ell$	1.27			




PAGE

ISSUE 3

9

## FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

## FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



	ETDES		
DIMENSIONS	IVIILLIIV	MILLIMETRES	
	MIN	MAX	NOTES
Α	1.14	1.95	
	1.63	2.36	
В	0.55	0.72	3
С	1.06	1.47	3 3
A1 B C C <sub>1</sub>	1.91	2.41	
D D	8.67	9.09	
D1	7.21	7.52	
d, d1	1.27	TYPICAL	4
d2	7.62	TYPICAL	
E	8.67	9.09	
E1	7.21	7.52	
e, e1	1.27	TYPICAL	4
e2	7.62	TYPICAL	
f, g	-	0.76	
h, h1	1.01	TYPICAL	6
j, j1	0.51	TYPICAL	5




PAGE 10

ISSUE 3

## FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

## FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBOL	MIN	MAX	NOTES
Α	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	3
В	1.82	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	6, 9
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
1	-	3.83	
К	10.90	12.10	
ℓ	1.14	1.50	8




PAGE

ISSUE 3

11

## FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

## FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TY	PICAL	
L	10	10.65	
М	0.33	0.43	
N	4.31 TYPICAL		



PAGE 12

ISSUE 3

## FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

## NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

1. Index area; a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 16 pin packages : 14 spaces 20 terminal packages : 12 spaces

- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




PAGE 13

ISSUE 3

## FIGURE 3(a) - PIN ASSIGNMENT

#### DUAL-IN-LINE, SO AND FLAT PACKAGES

#### **CHIP CARRIER PACKAGE**



- Pins 1 to 9 = 1/2 of dual
- Pins 11 to 19 = 1/2 of dual

(TOP VIEW)

(TOP VIEW)

#### FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND

**DUAL-IN-LINE PIN OUTS** 10 2 3 5 8 9 11 12 13 14 15 16 **CHIP CARRIER PIN OUTS** 2 5 9 12 15 17 20 - 1 6 7 10 11 14 16 19

### FIGURE 3(b) - TRUTH TABLE

INPUTS				OUTF	PUTS	
Ē	В	Α	Q3	Q2	Q1	Q0
L	L	L	L	L	L	Η
L	L	Н	L	L	н	L
L	н	L	L	Н	L	L
L	Н	Н	Н	L	L	L
Н	Х	Х	L	L	L	L


#### **NOTES**

1. Logic Level Definitions: L=Low Level, H=High Level, X=Don't Care.


PAGE 14

ISSUE 3

## FIGURE 3(c) - CIRCUIT SCHEMATIC



## FIGURE 3(d) - FUNCTIONAL DIAGRAM






PAGE 15

ISSUE 3

## FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 16

ISSUE 3

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

VIC - Input Clamp Voltage

P<sub>DSO</sub> - Single Output Power Dissipation

CKT - Circuit

#### 4. **REQUIREMENTS**

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

#### 4.2.1 Deviations from Special In-process Controls

None.

#### 4.2.2 Deviations from Final Production Tests (Chart II)

None.

#### 4.2.3 Deviations from Burn-in Tests (Chart III)

#### 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

## 4.2.4 Deviations from Qualification Tests (Chart IV)

None.



PAGE 17

ISSUE 3

#### 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

## 4.4.2 <u>Lead Material and Finish</u>

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 18

ISSUE 3

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	94080 1 102t
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

## 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0.5)$  °C and -55(+5.0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $+22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

## 4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 19

ISSUE 3

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO	OLIADA OTEDIOTION	OVANDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINDT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	•	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	•	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	•	-
3 to 4	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	•	1.0	μΑ
5 to 10	Input Current Low Level	l <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-13-14-15) (Pins C 1-2-4-16-17-19)	•	-50	nA
11 to 16	Input Current High Level	Ιιн	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-13-14-15) (Pins C 1-2-4-16-17-19)	-	50	nA
17 to 24	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	Decoder Under Test: $V_{IN}$ (Ali Inputs) = 15Vdc $V_{OUT}$ = Open Other Decoder: $V_{IN}$ (Ali Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-6-7-9-11-12-14-15)	-	0.05	٧
25 to 32	Output Voltage High Level	V <sub>ОН</sub>	3006	4(f)	Input Conditions as per Table 4(f) V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 4-5-6-7-9-10-11- 12) (Pins C 5-6-7-9-11-12-14- 15)	14.95	-	V



PAGE 20

ISSUE 3

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

		0.4.50	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	1 15 11
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
33 to 40	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	Decoder Under Test: $V_{IN}$ (All Inputs) = 5Vdc $V_{OUT}$ = 0.4Vdc Other Decoder: $V_{IN}$ (All Inputs) = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-6-7-9-11-12-14-15)	0.51	ı	mA
41 to 48	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	Decoder Under Test: $V_{IN}$ (All Inputs) = 15Vdc $V_{OUT}$ = 1.5Vdc Other Decoder: $V_{IN}$ (All Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-6-7-9-11-12-14-15)	3.4		mA
49 to 56	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	Input Conditions as per Table 4(f) V <sub>OUT</sub> = 4.6Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11- 12) (Pins C 5-6-7-9-11-12-14- 15)	-0.51	-	mA
57 to 64	Output Drive Current P-Channel	I <sub>ОН2</sub>	-	4(h)	Input Conditions as per Table 4(f) V <sub>OUT</sub> = 13.5Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11- 12) (Pins C 5-6-7-9-11-12-14- 15)	-3.4	-	mA



PAGE 21

ISSUE 3

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	OUADA OTEDIOTION	0)44501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
65	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	4(a)	$V_{IL}$ = 1.5Vdc $V_{IH}$ = 3.5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 5	4.5	-	<b>v</b>
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>		,	(Pins D/F 4-5-6-7-9-10-11- 12) (Pins C 5-6-7-9-11-12-14- 15)	-	0.5	
66	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(a)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 5	13.5	**	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>			(Pins D/F 4-5-6-7-9-10-11- 12) (Pins C 5-6-7-9-11-12-14- 15)	-	1.5	
67	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	Pin 1(Ē) Input at Ground. Remaining Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
68	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	Pin 1(E) Input at Ground. Remaining Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10μA (Pin D/F 16) (Pin C 20)	0.7	3.0	V
69 to 74	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(k)	$I_{IN}$ (Under Test) = -100 $\mu$ A $V_{DD}$ = Open, $V_{SS}$ = 0Vdc All Other Pins Open (Pins D/F 1-2-3-13-14-15) (Pins C 1-2-4-16-17-19)	-	-2.0	V
75 to 80	Input Clamp Voltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(I)	$V_{IN}$ (Under Test) = 6Vdc $V_{SS}$ = Open, R = 30k $\Omega$ (Pins D/F 1-2-3-13-14-15) (Pins C 1-2-4-16-17-19)	3.0	-	V



PAGE 22

ISSUE 3

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
110.	O I A DAOTE NOTICE	OTWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
81 to 86	Input Capacitance	C <sub>IN</sub>	3012	4(m)	V <sub>IN</sub> (Not Under Test) = 0Vdc V <sub>DD</sub> = V <sub>SS</sub> = 0Vdc Note 6 (Pins D/F 1-2-3-13-14-15) (Pins C 1-2-4-16-17-19)	-	7.5	pF
87	Propagation Delay Low to High (A to Output)	tPLH1	3003	4(n)	$\begin{array}{lll} V_{IN} \; (Under \; Test) \; = & Pulse \\ Generator \\ V_{IL} = & 0 \ Vdc, \ V_{IH} = & 5 \ Vdc \\ V_{IN}(B \; and \; E) = & 0 \ Vdc \\ V_{DD} = & 5 \ Vdc, \ V_{SS} = & 0 \ Vdc \\ Note \; & 7 \\ \underline{Pins} \; D/F \qquad \underline{Pins} \; C \\ 2 \; to \; & 4 \end{array}$	-	390	ns
88	Propagation Delay Low to High (Ē to Output)	tPLH2	3003	4(n)	$\begin{array}{lll} V_{IN} \; (Under \; Test) \; = & Pulse \\ Generator \\ V_{IL} = & 0 V dc, \; V_{IH} = & 5 V dc \\ V_{IN}(A \; and \; B) \; = & 0 V dc \\ V_{DD} = & 5 V dc, \; V_{SS} = & 0 V dc \\ Note \; 7 \\ \underline{Pins} \; D/F \\ \hline 1 \; to \; 4 & \underline{Pins} \; C \\ \end{array}$	-	350	ns
89	Propagation Delay High to Low (A to Output)	<sup>t</sup> PHL1	3003	4(n)	$\begin{array}{lll} V_{IN} \; (\text{Under Test}) \; = \; & \text{Pulse} \\ \text{Generator} \\ V_{IL} = \; & \text{OVdc}, \; V_{IH} = \; & \text{5Vdc} \\ V_{IN}(\text{B and $\vec{E}$}) = \; & \text{0Vdc} \\ V_{DD} = \; & \text{5Vdc}, \; V_{SS} = \; & \text{0Vdc} \\ \text{Note 7} \\ \hline Pins \; & D/F \\ \hline 2 \; \text{to 4} & 2 \; \text{to 5} \\ \end{array}$	-	390	ns
90	Propagation Delay High to Low (E to Output)	tPHL2	3003	4(n)	$\begin{array}{lll} V_{IN} \; (\text{Under Test}) \; = \; & \text{Pulse} \\ \text{Generator} \\ V_{IL} = \; & \text{OVdc}, \; V_{IH} = \; & \text{5Vdc} \\ V_{IN}(\text{A and B}) = \; & \text{0Vdc} \\ V_{DD} = \; & \text{5Vdc}, \; & \text{V}_{SS} = \; & \text{0Vdc} \\ \text{Note 7} \\ \hline \frac{\text{Pins D/F}}{1 \; \text{to 4}} & \frac{\text{Pins C}}{1 \; \text{to 5}} \\ \end{array}$	-	350	ns



PAGE 23

ISSUE 3

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
91	Transition Time Low to High	tт∟н	3004	4(n)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IL}$ = 0Vdc, $V_{IH}$ = 5Vdc $V_{IN}$ (B and $\overline{E}$ ) = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 (Pin D/F 4) (Pin C 5)	•	150	ns
92	Transition Time Low to High	t⊤HL	3004	4(n)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IL}$ = 0Vdc, $V_{IH}$ = 5Vdc $V_{IN}$ (B and $\overline{E}$ ) = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 (Pin D/F 4) (Pin C 5)	-	150	ns

#### **NOTES**

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).
  - $V_{OH} \ge V_{DD} 0.5 Vdc$   $V_{OL} \le 0.5 Vdc$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test is performed with the switch in both positions shown in Figure 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V<sub>IN</sub> conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V<sub>SS</sub>, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).



PAGE 24

ISSUE 3

## TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

					_	···		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIMI	ITS	UNIT
			883		C = CCP)	MIN	MAX	
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	<b>69</b>
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	•
3 to 4	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	30	μΑ
5 to 10	Input Current Low Level	l <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-13-14-15) (Pins C 1-2-4-16-17-19)	•	-100	nA
11 to 16	Input Current High Level	Ιιн	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-13-14-15) (Pins C 1-2-4-16-17-19)	1	100	nA
17 to 24	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	Decoder Under Test: $V_{IN}$ (All Inputs) = 15Vdc $V_{OUT}$ = Open Other Decoder: $V_{IN}$ (All Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-6-7-9-11-12-14-15)	-	0.05	٧
25 to 32	Output Voltage High Level	V <sub>ОН</sub>	3006	4(f)	Input Conditions as per Table 4(f) V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 4-5-6-7-9-10-11- 12) (Pins C 5-6-7-9-11-12-14- 15)	14.95	- <del>-</del>	V



PAGE 25

ISSUE 3

## TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NG	01404077707703	0)4450;	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	118.07
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
33 to 40	Output Drive Current N-Channel	lOL1	-	4(g)	Decoder Under Test: $V_{IN}$ (All Inputs) = 5Vdc $V_{OUT}$ = 0.4Vdc Other Decoder: $V_{IN}$ (All Inputs) = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-6-7-9-11-12-14-15)	0.36	•	mA
41 to 48	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	Decoder Under Test: $V_{IN}$ (All Inputs) = 15Vdc $V_{OUT}$ = 1.5Vdc Other Decoder: $V_{IN}$ (All Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-6-7-9-11-12-14-15)	2.4	-	mA
49 to 56	Output Drive Current P-Channel	l <sub>OH1</sub>	-	4(h)	Input Conditions as per Table 4(f) V <sub>OUT</sub> = 4.6Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11- 12) (Pins C 5-6-7-9-11-12-14- 15)	-0.36	-	mA
57 to 64	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	Input Conditions as per Table 4(f) V <sub>OUT</sub> = 13.5Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11- 12) (Pins C 5-6-7-9-11-12-14- 15)	-2.4	-	mA

PAGE 26

ISSUE 3

## TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONII
65	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	4(a)	$V_{IL}$ = 1.5Vdc $V_{IH}$ = 3.5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 5	4.5	-	٧
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>			(Pins D/F 4-5-6-7-9-10-11- 12) (Pins C 5-6-7-9-11-12-14- 15)	-	0.5	
66	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(a)	$V_{IL}$ = 4Vdc $V_{IH}$ = 11Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 5	13.5	1	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>			(Pins D/F 4-5-6-7-9-10-11- 12) (Pins C 5-6-7-9-11-12-14- 15)	-	1.5	
67	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	Pin 1(E) Input at Ground. Remaining Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10µA (Pin D/F 8) (Pin C 10)	-0.3	-3.5	V
68	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	Pin 1(E) Input at Ground. Remaining Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10µA (Pin D/F 16) (Pin C 20)	0.3	3.5	V



PAGE 27

ISSUE 3

## TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

	1712-12-5127				I LOW TEMPERATURE, -5			
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	TS	UNIT
			883	rig.	C = CCP)	MIN	MAX	l
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	<u>-</u>	-	~
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
3 to 4	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μА
5 to 10	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-13-14-15) (Pins C 1-2-4-16-17-19)	-	-50	nA
11 to 16	Input Current High Level	ίн	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-13-14-15) (Pins C 1-2-4-16-17-19)	•	50	nA
17 to 24	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	Decoder Under Test: $V_{IN}$ (All Inputs) = 15Vdc $V_{OUT}$ = Open Other Decoder: $V_{IN}$ (All Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-6-7-9-11-12-14-15)	-	0.05	V
25 to 32	Output Voltage High Level	V <sub>OH</sub>	3006	4(f)	Input Conditions as per Table 4(f) V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 4-5-6-7-9-10-11- 12) (Pins C 5-6-7-9-11-12-14- 15)	14.95	-	V



PAGE 28

ISSUE 3

## TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO	OLIADAOTEDIOTIOS	CVADOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
33 to 40	Output Drive Current N-Channel	l <sub>OL1</sub>	•	4(g)	Decoder Under Test: $V_{IN}$ (All Inputs) = 5Vdc $V_{OUT}$ = 0.4Vdc Other Decoder: $V_{IN}$ (All Inputs) = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-6-7-9-11-12-14-15)	0.64	-	mA
41 to 48	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	Decoder Under Test: $V_{IN}$ (All Inputs) = 15Vdc $V_{OUT}$ = 1.5Vdc Other Decoder: $V_{IN}$ (All Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-6-7-9-11-12-14-15)	4.2	•	mA
49 to 56	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	Input Conditions as per Table 4(f) V <sub>OUT</sub> = 4.6Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11- 12) (Pins C 5-6-7-9-11-12-14- 15)	-0.64	-	mA
57 to 64	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	Input Conditions as per Table 4(f) V <sub>OUT</sub> = 13.5Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 4-5-6-7-9-10-11- 12) (Pins C 5-6-7-9-11-12-14- 15)	-4.2	-	mA

PAGE 29

ISSUE 3

## TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
65	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	4(a)	$V_{IL}$ = 1.5Vdc $V_{IH}$ = 3.5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 5	4.5	1	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>			(Pins D/F 4-5-6-7-9-10-11- 12) (Pins C 5-6-7-9-11-12-14- 15)	•	0.5	
66	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(a)	$V_{IL}$ = 4Vdc $V_{IH}$ = 11Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 5	13.5	•	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>			(Pins D/F 4-5-6-7-9-10-11- 12) (Pins C 5-6-7-9-11-12-14- 15)	-	1.5	-
67	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	Pin 1(E) Input at Ground. Remaining Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10μA (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V
68	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	Pin 1(E) Input at Ground. Remaining Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10μA (Pin D/F 16) (Pin C 20)	0.7	3.5	V

PAGE 30

ISSUE 3

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

#### FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN						PIN	NU	MBE	RS						D.C.	SUPPLY
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
1	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	$V_{DD}$
2	1	0	0	0	0	0	0	0	0	0	0	0	0	1		
3	0	0	0	1	0	0	0	0	0	0	1	0	0	0		
4	0	1	0	0	1	0	0	0	0	1	0	0	1	0		
5	0	0	0	1	0	0	0	0	0	0	1	0	0	0		
6	0	0	1	0	0	1	0	0	1	0	0	1	0	0		
7	1	0	1	0	0	0	0	0	0	0	0	1	0	1		
8	0	0	1	0	0	1	0	0	1	0	0	1	0	0		
9	0	1	1	0	0	0	1	1	0	0	0	1	1	0		
10	0	0	1	0	0	1	0	0	1	0	0	1	0	0		Ì
11	0	0	0	1	0	0	Ó	0	0	0	1	0	0	0		
12	0	1	0	0	1	0	0	0	0	1	0	0	1	0		
13	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	
14	0	1	0	0	1	0	0	0	0	1	0	0	1	0		
15	0	0	0	1	0	0	0	0	0	0	1	0	0	0		
16	0	1	0	0	1	0	0	0	0	1	0	0	1	0		
17	0	1	1	0	0	0	1	1	0	0	0	1	1	0		
18	1	1	1	0	0	0	0	0	0	0	0	1	1	1		
19	0	1	1	0	0	0	1	1	0	0	0	1	1	0		
20	0	0	1	0	0	1	0	0	1	0	0	1	0	0		
21	0	1	1	0	0	0	1	1	0	0	0	1	1	0		
22	0	1	0	0	1	0	0	0	0	1	0	0	1	0	<b>\</b>	<u> </u>

### **NOTES**

- 1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix. 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .




PAGE 31


ISSUE 3

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(b) - QUIESCENT CURRENT

### FIGURE 4(c) - INPUT CURRENT LOW LEVEL







#### **NOTES**

1. Each input to be tested separately.

## FIGURE 4(d) - INPUT CURRENT HIGH LEVEL

## FIGURE 4(e) - OUTPUT VOLTAGE LOW LEVEL





#### **NOTES**

1. Each input to be tested separately.

#### **NOTES**

1. Each output to be tested separately.




PAGE 32

ISSUE 3

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(f) - OUTPUT VOLTAGE HIGH LEVEL

TABLE 4(f)




TEST NO.	INPUT CONDITIONS (PIN NUMBERS)							
	1	2	3	13	14	15		
1	0	0	0	0	0	0		
2	0	0	1	0	0	0		
3	0	1	0	0	0	0		
4	0	1	1	0	0	0		
5	0	0	0	0	0	0		
6	0	- 0	0	0	1	0		
7	0	0	0	1	0	0		
8	0	0	0	1	1	0		

#### **NOTES**

- 1. Each output to be tested separately.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$

### FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

## FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



### **NOTES**

1. Each output to be tested separately.

#### **NOTES**

1. Each output to be tested separately.




PAGE 33

ISSUE 3

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


### FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL

## FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL



## FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)

## FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)



### **NOTES**

1. Each input to be tested separately.

#### **NOTES**

1. Each input to be tested separately.




PAGE 34

ISSUE 3

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(m) - INPUT CAPACITANCE



## NOTES

- Each input to be tested separately.
   f = 100kHz to 1MHz.




PAGE 35


ISSUE 3

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(n) - PROPAGATION DELAY AND TRANSITION TIME



## **VOLTAGE WAVEFORMS**



#### NOTES

1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 15$ ns,  $t_r = 500$ kHz.



PAGE 36

ISSUE 3

## TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 4	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 150	nA
33 to 40	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
49 to 59	Output Drive Current P-Channel	I <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
67	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	٧
68	Threshold Voltage P-Channel	$V_{THP}$	As per Table 2	As per Table 2	± 0.3	V

NOTES1. Percentage of limit value if voltage is the measurement function.



PAGE 37

ISSUE 3

## TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0-5)	°C
2	Outputs - (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-6-7-11-12-14-15)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 1-2-3-15) (Pins C 1-2-4-19)	V <sub>IN</sub>	Ground	Vdc
4	Inputs - (Pins D/F 13-14) (Pins C 16-17)	V <sub>IN</sub>	$V_{ m DD}$	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

### **NOTES**

1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

## TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0-5)	°C
2	Outputs - (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-6-7-11-12-14-15)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 1-2-3-15) (Pins C 1-2-4-19)	V <sub>IN</sub>	$V_{\mathrm{DD}}$	Vdc
4	Inputs - (Pins D/F 13-14) (Pins C 16-17)	V <sub>IN</sub>	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

## **NOTES**

1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

PAGE 38

ISSUE 3

## TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0-5)	°C
2	Outputs - (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-6-7-9-11-12-14-15)	V <sub>OUT</sub>	V <sub>DD/2</sub>	Vdc
3	Inputs - (Pins D/F 2-14) (Pins C 2-17)	V <sub>IN</sub>	V <sub>GEN1</sub>	Vac
4	Inputs - (Pins D/F 3-13) (Pins C 4-16)	V <sub>IN</sub>	$V_{\rm GEN2}$	Vac
5	Input - (Pins D/F 1-15) (Pins C 1-19)	V <sub>IN</sub>	Ground	Vdc
6	Pulse Voltage	V <sub>GEN</sub>	0 to V <sub>DD</sub>	Vac
7	Pulse Frequency Square Wave	f GEN1 GEN2	50k, 50% Duty Cycle 25k, 50% Duty Cycle	Hz
8	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
9	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

## **NOTES**


1. Input Load = Output Load =  $2k\Omega$  minimum to  $47k\Omega$  maximum.



PAGE 39

ISSUE 3


## FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



#### NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

## FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




## **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 40

ISSUE 3

## FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



## **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 41

ISSUE 3

## 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATIONS NO. 9000)</u>

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 42

ISSUE 3

## TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING								
NO. CHARACTERISTICS		SYMBOL	SPEC. AND/OR	TEST CONDITIONS	CHANGE LIMITS			UNIT
	0171710121107100	0111102	TEST METHOD		(Δ)	MIN	MAX	
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 4	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Ṭable 2	± 150	-	-	nA
5 to 10	Input Current Low Level	l <sub>IL</sub>	As per Table 2	As per Table 2	-	-	-50	nA
11 to 16	Input Current High Level	l <sub>IH</sub>	As per Table 2	As per Table 2	•	-	50	nA
17 to 24	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	-	-	0.05	٧
25 to 32	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	-	14.95	-	V
33 to 40	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	_	%
41 to 48	Output Drive Current N-Channel	l <sub>OL2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
49 to 56	Output Drive Current P-Channel	l <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
57 to 64	Output Drive Current P-Channel	I <sub>OH2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
65	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	As per Table 2	As per Table 2	-	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>iH1</sub>			-	_	0.5	
67	Threshold Voltage N-Channel	$V_{THN}$	As per Table 2	As per Table 2	± 0.3	-	-	٧
68	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	± 0.3	-		٧

## **NOTES**

1. Percentage of limit value if voltage is the measurement function.



PAGE 43

ISSUE 3

## APPENDIX 'A'

Page 1 of 1

## AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.  Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.