

european space agency agence spatiale européenne

Pages 1 to 29

INTEGRATED CIRCUITS, SILICON MONOLITHIC, BIPOLAR 4-BIT PARALLEL SHIFT REGISTER, BASED ON TYPE 54LS95B

ESA/SCC Detail Specification No. 9306/009



space components coordination group

		Approved by			
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy		
Issue 5	February 1994	Pomomen's	4. lub		



PAGE 2

ISSUE 5

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
		This issue supersede Revisions 'A', 'B', 'C' Cover page DCN Table 1(a)	s Issue 4 and incorporates all modifications defined in and 'D' to Issue 4 and the following DCR's:- : Lead Material and/or Finish amended for existing Variants : Variants 11 and 12 added : No. 2, in Remarks, Note No. amended to "1" : No. 3, in Remarks, Note No. amended to "2" : No. 6, existing temperature specified for DIL/FP	None None 22881 22881 23573 23573 23573
		Figures 2(a), (b) Figures 2(a), (b), (c) Figures 2(b), (c) Figure 2(d) Notes to Figures Figure 3(a)	, new temperature and Note reference added for CCP : Note 1 renumbered as "2" : Note 2 renumbered as "3" and text amended : Note 3 renumbered as "1" : New Note 4 added : Drawing and Table amended : Imperial dimensions deleted : Reference to Note 6 amended to "Note 10" : New figure added : Title of the notes amended : Note 1, last sentence added : Note 8, 'or terminals' added : Note 9, rewritten : Notes 11 and 12 added : Figure for chip carrier package added : Subtitles added above both drawings : Comparison table added : Note 1 added	23573 23573 23573 23573 23573 221033 22881 23519 22881 22881 22881 22881 22881 22881 22881 22881 22881 22881 22881 22881
		Figure 3(d) Para. 4.2.2 Para. 4.2.4 Para. 4.2.5 Para. 4.3.2 Para. 4.5.2 Para. 4.5.3 Para. 4.6.3 Para. 4.7.1 Paras. 4.7.2 & 4.7.3 Tables 2, 3 Para. 4.8 Table 6	 Second set of pin numbers deleted to align with Figure 3(a) PIND deviation deleted, "None" added Deviation deleted, "None" added Deviation deleted, "None" added Paragraph rewritten Maximum weight limits amended Paragraph rewritten Paragraph rewritten Paragraph standardised "and functional test sequence" deleted "T_{amb}" added before " + 22 ± 3 ° C" In title and paragraph, "burn-in" amended to read "power burn-in" Nos. 44 to 47, corrected to read "42 to 45" and subsequent tests renumbered Title amended No. 48, corrected to read "46" 	21048 22919 22919 23460 221047 22881 22881 23519 23519 23519



PAGE 3

ISSUE 5

TABLE OF CONTENTS

1.	<u>GENERAL</u>	Page 5
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8	Scope Component Type Variants Maximum Ratings Parameter Derating Information Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
2.	APPLICABLE DOCUMENTS	15
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	15
4.	REQUIREMENTS	15
4.1 4.2 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5 4.3 4.3.1 4.3.2 4.4 4.4.1 4.4.2 4.5 4.5.1 4.5.2 4.5.3 4.5.4 4.6.1 4.6.2 4.6.3	General Deviations from Generic Specification Deviations from Special In-process Controls Deviations from Final Production Tests Deviations from Burn-in Tests Deviations from Qualification Tests Deviations from Lot Acceptance Tests Mechanical Requirements Dimension Check Weight Materials and Finishes Case Lead Material and Finish Marking General Lead Identification The SCC Component Number Traceability Information Electrical Measurements at Room Temperature Electrical Measurements at High and Low Temperatures Circuits for Electrical Measurements	15 15 15 15 15 15 16 16 16 16 16 16 17 17 17
4.7 4.7.1 4.7.2 4.7.3 4.8 4.8.1 4.8.2 4.8.3 4.8.4 4.8.5 4.8.6	Burn-in Tests Parameter Drift Values Conditions for Power Burn-in Electrical Circuits for Power Burn-in Environmental and Endurance Tests Electrical Measurements on Completion of Environmental Tests Electrical Measurements at Intermediate Points during Endurance Tests Electrical Measurements on Completion of Endurance Tests Electrical Measurements on Completion of Endurance Tests Conditions for Operating Life Tests Electrical Circuits for Operating Life Tests Conditions for High Temperature Storage Test	17 17 17 17 27 27 27 27 27 27 27



PAGE 4

ISSUE 5

		<u>Page</u>
TABLES	<u> </u>	
4 (-)	Tues Varients	6
1(a)	Type Variants	6
1(b)	Maximum Ratings	18
2	Electrical Measurements at Room Temperature, D.C. Parameters	19
	Electrical Measurements at Room Temperature, A.C. Parameters	20
3	Electrical Measurements at High and Low Temperatures	25
4	Parameter Drift Values	
5	Conditions for Power Burn-in and Operating Life Test	25
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate	28
	Points and on Completion of Endurance Tests	
FIGURI	<u>ES</u>	
	N. A. A. A. Paralla	N/A
1	Not applicable	7
2	Physical Dimensions	12
3(a)	Pin Assignment	13
3(b)	Truth Table	13
3(c)	Circuit Schematic	
3(d)	Functional Diagram	14
4	Circuits for Electrical Measurements	21
5	Electrical Circuit for Power Burn-in and Operating Life Test	26
ADDES	IDIOES (Applicable to appoific Manufacturors only)	
	(DICES (Applicable to specific Manufacturers only)	29
'A'	Agreed Deviations for Texas Instruments (F)	20



PAGE

ISSUE 5

5

1. **GENERAL**

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, low power bipolar Schottky 4-Bit Parallel Shift Register, based on Type 54LS95B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).



PAGE 6

ISSUE 5

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	D7
02	FLAT	2(a)	G4
05	DIL	2(b)	D7
06	DIL	2(b)	G4
07	DIL	2(c)	D7
08	DIL	2(c)	D3 or D4
11	CCP	2(d)	7
12	CCP	2(d)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{CC}	- 0.5 to 7.0	٧	-
2	Input Voltage	V _{IN}	– 0.5 to 7.0	٧	Note 1
3	Device Dissipation	P_{D}	115.5	mWdc	Note 2
4	Operating Temperature Range	T _{op}	– 55 to + 125	ů	-
5	Storage Temperature Range	T _{stg}	– 65 to + 150	°C	-
6	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 3 Note 4

NOTES

- 1. Input current limited to 18mA.
- 2. Must withstand added P_D due to short circuit conditions (i.e. I_{OS}) at one output for 5 seconds.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE

ISSUE 5

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE



SYMBOL	MILLIM	NOTES	
SAMBOL	MIN	MAX	NOTES
Α	1.27	2.03	
b	0.38	0.56	8
С	0.08	0.23	8
D	8.56	8.89	4
E	5.97	6.73	
E1	7.00 TY	PICAL	4
е	1.27 T	PICAL	5, 9
L	6.86	8.00	8
L1 ·	21.34	21.84	
Q	0.51	1.02	2
S	0.25	0.64	7




PAGE 8

ISSUE 5

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE



CVMPOL	MILLIM	NOTES	
SYMBOL	MIN	MAX	NOTES
Α	-	5.08	
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	19.18	19.94	4
Е	6.22	7.62	4
E1	7.37	8.13	
е	2.54 T	/PICAL	6, 9
F	1.27 T	PICAL	
Н	0.76	-	8
L.	3.30	5.08	8
Q	0.51	-	3
S	1.78	2.54	7
α	0°	15°	10





PAGE 9

ISSUE 5

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - DUAL-IN-LINE PACKAGE





SYMBOL	MILLIM	NOTES	
STIMBUL	MIN.	MAX.	NOTES
Α	-	5.08	**
b	0.36	0.58	8
b1	0.76	1.78	8
С	0.20	0.38	8
D	16.26	19.96	-
Е	5.59	7.87	-
E1	7.37	8.13	4
е	2.54 TY	/PICAL	6, 9
L	3.18	5.08	-
·Q	0.38	2.03	3
s	0.25	1.35	7
α	0°	15°	10




PAGE 10

ISSUE 5

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE)



SYMBOL	MILLIM	NOTES	
STWIBUL	MIN.	MAX.	NOTES
Α	8.687	9.093	-
В	7.798	9.093	-
С	0.250	0.510	11
D	0.889	1.143	12
E	1.140	1.400	8
F	0.559	0.712	8
Ġ	1.27 T	5, 9	
Н	1.630	2.540	-



PAGE 11

ISSUE 5

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d)


- 1. Index area: a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(d).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ±0.13mm of its true longitudinal position relative to Pins 1 and 14.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25mm of its true longitudinal position relative to Pins 1 and 14.
- 7. Applies to all four corners.
- 8. All leads or terminals.
- 9. 12 spaces for flat and dual-in-line packages.16 spaces for chip carrier packages.
- 10. Lead centre when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




PAGE 12

ISSUE 5

FIGURE 3(a) - PIN ASSIGNMENT



CHIP CARRIER PACKAGE



(TOP VIEW)

FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

(TOP VIEW)

8

L SHIFT

(LOAD)

FLAT PACKAGE AND **DUAL-IN-LINE PIN OUTS** 5 6 8 9 10 11 12 13 14 4 CHIP CARRIER PIN OUTS 8 10 12 13 20 3 14 16 18 19

NOTES

GND

7

1. All references throughout this specification relate to FLAT/DIL packages only.



PAGE 13

ISSUE 5


FIGURE 3(b) - TRUTH TABLE

INPUTS								OUTI	PUTS		
MODE	CLO	CKS	SERIAL		PARA	LLEL		Q_{A}	0-	٥	Q_D
CONTROL	2 (L)	1 (R)	SERIAL	Α	В	С	D	ЧA	Q _B	Q _C	QD
Н	Н	Х	Х	Х	Х	Х	X	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}
Н	↓	Χ	Х	a	b	С	đ	а	b	С	d
Н		Χ	Х	Q _B (2)	Q _C (2)	Q _D (2)	đ	Q_{Bn}	Q_{Cn}	Q_{Dn}	d
L	L	Н	Х	Х	Χ	X	X	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}
L	Х	\	Н	Х	Χ	Χ	X	Н	Q_{An}		Q_{Cn}
L	Х	1	L	Х	X	Χ	X	L	Q_{An}		Q_{Cn}
1	L	L	Х	Х	X	X	X	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}
. ↓	L	L	Х	Х	X	X	X	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}
↓	L	Н	Х	Х	X	X	X	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}
1	Н	L	Х	Х	X	X	X	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}
Î	Н	Н	Х	Х	Х	Х	X	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}

NOTES

- 1. Logic Level Definitions: L = Low Level, H = High Level, X = Don't Care.
- 2. Shifting left requires external connection of Q_B to A, Q_C to B, and Q_D to C. Serial data is entered at input D.
- 3. ↓ = Transition from high to low level, ↑ = transition from low to high level.
- 4. a,b,c,d = the level of steady state input at inputs A, B, C or D, respectively.
- 5. $Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0}$ = the level of Q_A , Q_B , Q_C or Q_D , respectively, before the indicated steady state input conditions were established.
- 6. Q_{An},Q_{Bn},Q_{Cn},Q_{Dn} = the level of Q_A, Q_B, Q_C or Q_D, respectively, before the most recent ↓ transition of the clock.

FIGURE 3(c) - CIRCUIT SCHEMATIC






PAGE 14

ISSUE 5

FIGURE 3(d) - FUNCTIONAL DIAGRAM





PAGE 15

ISSUE 5

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

V_{IC} = Input Clamp Voltage.

I_{CC} = Supply Current.

V_{CC} = Supply Voltage.

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

4.2.1 Deviations from Special In-process Controls

None.

4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

- (a) Para. 7.1.1(a), High Temperature Reverse Bias tests and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 9.9.2, Electrical Measurements at High and Low Temperatures: Only a test result summary, based on go-no-go tests and presented in histogram form is required.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.

4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u>

None.



PAGE 16

ISSUE 5

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.7 grammes for the flat package, 2.2 grammes for the dual-in-line package and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be either Type 'D' or Type 'G' with either Type '3 or 4', Type '4' or Type '7' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages, the finish shall be either Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(d).



PAGE 17

ISSUE 5

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>930600902B</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	

4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125 and -55 °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at T_{amb} = +22 ±3 °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

4.7.3 <u>Electrical Circuits for Power Burn-in</u>

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.



PAGE 18

ISSUE 5

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS

	OLIA DA OTEDIOTIOS	CVMPOL	TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	OIVIII
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 9	Input Current High Level 1	l _{IH1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-2-3-4-5-6-8-9)	-	20	μΑ
10 to 17	Input Current High Level 2 (Max. Input Voltage)	l _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 1-2-3-4-5-6-8-9)	-	100	μА
18 to 25	Input Clamp Voltage	V _{IC}	3009	4(b)	V _{CC} = 4.5V, I _{IN} = -18mA Note 2 (Pins 1-2-3-4-5-6-8-9)	.	1.5	٧
26 to 33	Input Current Low Level	l _{IL}	3009	4(c)	V _{CC} = 5.5V, V _{IL} = 0.4V (Pins 1-2-3-4-5-6-8-9)	•	- 400	μΑ
34 to 37	Output Voltage Low Level	V _{OL}	3007	4(d)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OL} = 4.0mA (Pins 10-11-12-13)	-	0.4	٧
38 to 41	Output Voltage High Level	V _{OH}	3006	4(e)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OH} = -400 μ A (Pins 10-11-12-13)	2.5	~	V
42 to 45	Short Circuit Output Current	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 10-11-12-13)	- 20	- 100	mA
46	Supply Current	lcc	3005	4(g)	V _{CC} = 5.5V Note 4 (Pin 14)	-	21	mA



PAGE 19

ISSUE 5

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS

No	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	I (PINIS LINIDER LEST)	LIM	ITS	UNIT
No.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	(NOTE 5)	MIN	MAX	OIVII
47 to 54	Propagation Delay, Low to High Level Output from Clock	^t PLH	3003	4(h)	V_{CC} = 5.0V R_L = 2.0k Ω C_L = 15pF (Pins 10-11-12-13)	•	27	ns
55 to 62	Propagation Delay, High to Low Level Output from Clock	t _{PHL}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$ (Pins 10-11-12-13)	-	32	ns

NOTES

- 1. Go-no-go test with $V_{IL} = 0.3V$; $V_{IH} = 3.0V$; trip point 1.5V.
- 2. All inputs and outputs not under test shall be open.
- 3. No more than one output should be shorted at a time, and only for 1 second maximum.
- 4. I_{CC} is measured with all outputs and serial inputs open; A, B, C and D inputs grounded, mode control at 4.5V and momentary 3.0V, then ground, applied to both clock inputs.
- 5. Propagation delay measurements shall be performed as a go-no-go test on a 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in Test.



PAGE 20

ISSUE 5

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) °C AND -55(+5-0) °C

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT
INO.	CHANACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
1	Functional Test	•	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 9	Input Current High Level 1	l _{IH1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-2-3-4-5-6-8-9)	-	20	μА
10 to 17	Input Current High Level 2 (Max. Input Voltage)	l _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 1-2-3-4-5-6-8-9)	-	100	μА
18 to 25	Input Clamp Voltage	V _{IC}	3009	4(b)	V _{CC} = 4.5V, I _{IN} = -18mA Note 2 (Pins 1-2-3-4-5-6-8-9)	•	- 1.5	V
26 to 33	Input Current Low Level	I _{IL}	3009	4(c)	V _{CC} = 5.5V, V _{IL} = 0.4V (Pins 1-2-3-4-5-6-8-9)	-	- 400	μА
34 to 37	Output Voltage Low Level	V _{OL}	3007	4(d)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OL} = 4.0mA (Pins 10-11-12-13)	**	0.4	V
38 to 41	Output Voltage High Level	V _{OH}	3006	4(e)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OH} = -400 μ A (Pins 10-11-12-13)	2.5	-	V
42 to 45	Short Circuit Output Current	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 10-11-12-13)	- 20	- 100	mA
46	Supply Current	lcc	3005	4(g)	V _{CC} = 5.5V Note 4 (Pin 14)	-	21	mA




PAGE 21

ISSUE 5

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - HIGH LEVEL INPUT CURRENT

FIGURE 4(b) - INPUT CLAMP VOLTAGE




NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.


FIGURE 4(c) - LOW LEVEL INPUT CURRENT



NOTES

1. Each input to be tested separately.

FIGURE 4(d) - LOW LEVEL OUTPUT VOLTAGE



NOTES

1. Test per Truth Table.




PAGE 22

ISSUE 5

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - SHORT CIRCUIT OUTPUT CURRENT



NOTES

1. Test per Truth Table.

NOTES


- 1. No more than one output should be shorted at a time.
- 2. All inputs and mode to 4.5V.

 Clock 1 = 0V

 Clock 2: pulse

 2.5 5.5V

FIGURE 4(g) - SUPPLY CURRENT



NOTES


1. See Note 4 to Table 2.

PAGE 23


ISSUE 5

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - DYNAMIC TEST AND SWITCHING WAVEFORMS



VOLTAGE WAVEFORMS



NOTES: See Page 24.


PAGE 24

ISSUE 5

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - DYNAMIC TEST AND SWITCHING WAVEFORMS (CONTINUED)

VOLTAGE WAVEFORMS (CONTINUED)



NOTES

- 1. Input pulses are supplied by a generator having the following characteristics: $t_r < 15$ ns, $t_f < 6.0$ ns, $Z_{OUT} = 50\Omega$. For the data pulse generator, PRR = 500kHz. For the clock pulse generator, PRR = 1.0MHz. $t_{w(data)} > 20$ ns, $t_{w(clock)} > 15$ ns.
- 2. All diodes are 1N916 or 1N3064.
- 3. $C_L = 15pF$ including scope probe and jig capacitance.
- 4. $R_L = 2.0k\Omega$.
- 5. Input A is at a low level.



PAGE 25

ISSUE 5

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2 to 9	Input Current High Level 1	l _{IH1}	As per Table 2	As per Table 2	±20 or (1) ±0.5	% μA
26 to 33	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	± 18	μА
34 to 37	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 60	mV
38 to 41	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 240	mV

NOTES

1. Whichever is greater, referred to the initial value.

TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 – 5)	°C
2	Power Supply Voltage	V _{CC}	5(+0.5-0)	V
3	Pulse Voltage	V _{GEN}	0.5 max. to 3.0 min.	V
4	Frequency	f _{GEN1} GEN2	100 50 (Note 1)	Hz
5	Fan-out	-	10	-
6	Rise Time	t _r	50 max.	μs
7	Fall Time	ŧ _f	50 max.	μs
8	Duty Cycle	-	20 min.	%


NOTES

1. Tolerance ±10%.

PAGE 26

ISSUE 5

FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES

 $\overline{1. R} = 1.2k\Omega.$



PAGE 27

ISSUE 5

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 <u>Conditions for Operating Life Tests</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be $T_{amb} = +150(+0.5)$ °C.



PAGE 28

ISSUE 5

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHAN	UNIT		
INO.	CHARACTERISTICS	STIVIBUL	TEST METHOD	CONDITIONS	(Δ)	ABSOLUTE	0.411	
2 to 9	Input Current High Level 1	l _{IH1}	As per Table 2	As per Table 2	±1.0	-	μА	
10 to 17	Input Current High Level 2	I _{IH2}	As per Table 2	As per Table 2	-	100	μА	
26 to 33	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	± 12	-	μА	
34 to 37	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 60	-	mV	
38 to 41	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	±240	-	mV	
46	Supply Current	lcc	As per Table 2	As per Table 2	± 20	-	%	



PAGE 29

ISSUE 5

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS		
Para. 4.2.1	Scanning Electron Microscope (SEM) Inspection may be performed using TIF document TIF 3.61.610.001.		
Para. 4.2.2	Prior to Die Shear Test TIF may perform a Radiographic Inspection on the randomly chosen samples to be subjected to this test, using TIF document TIF 50.42-3002.		
Para. 4.2.3 Radiographic Inspection may be performed using TIF document TIF 50.42-3			