

european space agency agence spatiale européenne

Pages 1 to 28

INTEGRATED CIRCUITS, SILICON MONOLITHIC, BIPOLAR 5-BIT SHIFT REGISTER, BASED ON TYPE 54LS96

ESA/SCC Detail Specification No. 9306/020



space components coordination group

		Approved by				
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy			
Issue 5	February 1994	Tomores .	t. lest			
	<u></u>					



PAGE 2

ISSUE 5

DOCUMENTATION CHANGE NOTICE

· ·				
Rev.	Rev.		CHANGE	Approved
Letter	Date	Reference	ltem	DCR No.
			es Issue 4 and incorporates all modifications defined in	
			and 'D' to Issue 4 and the following DCR's:-	N1
		Cover page DCN		None
		Table 1(a)	: Lead Material and/or Finish amended for existing	None
ŀ		Table T(a)	Variants	22881
			: Variants 11 and 12 added	22881
ŀ		Table 1(b)	: No. 2, in Remarks, Note No. amended to "1"	23573
			: No. 3, in Remarks, Note No. amended to "2"	23573
į,			: No. 6, existing temperature specified for DIL/FP	23573
			, new temperature and Note reference added for	23573
			CCP	
			: Note 1 renumbered as "2"	23573
			: Note 2 renumbered as "3" and text amended	23573
			: Note 3 renumbered as "1"	23573
			: New Note 4 added	23573
		Figures 2(a), (b)	: Drawing and Table amended	221033
			: Imperial dimensions deleted	22881
		Figures 2(b), (c) Figure 2(d)	: Reference to Note 6 amended to "Note 10"	23519
1		Notes to Figures	New figure addedTitle of the notes amended	22881 22881
1		Notes to Figures	: Note 1, last sentence added	22881
			: Note 8, 'or terminals' added	22881
			: Note 9, rewritten	22881
			: Notes 11 and 12 added	22881
		Figure 3(a)	: Figure for chip carrier package added	22881
			: Subtitles added above both drawings	22881
			: Comparison table added	22881
			: Note 1 added	22881
1		Para. 4.2.2	: PIND deviation deleted, "None" added	21048
		Para. 4.2.4	: Deviation deleted, "None" added	22919
		Para. 4.2.5	: Deviation deleted, "None" added	22919
		Para. 4.3.2	: Paragraph rewritten	23460
		Doro 440	: Maximum weight limits amended	221047
		Para. 4.4.2 Para. 4.5.2	: Paragraph rewritten	22881
ļ .		Para. 4.5.2 Para. 4.5.3	: Paragraph rewritten: Paragraph standardised	22881 23519
		Para. 4.6.3	: "and functional test sequence" deleted	23519
		9	: "T _{amb} " added before " + 22 ± 3°C"	23519
			: In title and paragraph, "burn-in" amended to read	23519
			"power burn-in"	
		Para. 4.8	: Title amended	23519
		İ		
			1	
L		L		



PAGE 3

ISSUE 5

TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
2.	APPLICABLE DOCUMENTS	15
3 .	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	15
4.	REQUIREMENTS	15
4.1	General	15
4.2	Deviations from Generic Specification	15
4.2.1	Deviations from Special In-process Controls	15
4.2.2	Deviations from Final Production Tests	15
4.2.3	Deviations from Burn-in Tests	15
4.2.4	Deviations from Qualification Tests	15
4.2.5	Deviations from Lot Acceptance Tests	15
4.3	Mechanical Requirements	16
4.3.1	Dimension Check	16
4.3.2	Weight	16
4.4	Materials and Finishes	16
4.4.1	Case	16
4.4.2	Lead Material and Finish	16
4.5	Marking	16
4.5.1	General	16
4.5.2	Lead Identification	16
4.5.3	The SCC Component Number	17
4.5.4	Traceability Information	17
4.6 4.6.1	Electrical Measurements	17
4.6.2	Electrical Measurements at Room Temperature	17
4.6.3	Electrical Measurements at High and Low Temperatures Circuits for Electrical Measurements	17
4.0.3	Burn-in Tests	17
4.7 4.7.1	Parameter Drift Values	17
4.7.1	Conditions for Power Burn-in	17
4.7.3	Electrical Circuits for Power Burn-in	17
4.7.3	Environmental and Endurance Tests	17 26
4.8.1	Electrical Measurements on Completion of Environmental Tests	26 26
4.8.2	Electrical Measurements of Completion of Environmental rests Electrical Measurements at Intermediate Points during Endurance Tests	26
4.8.3	Electrical Measurements on Completion of Endurance Tests	26
4.8.4	Conditions for Operating Life Tests	26
4.8.5	Electrical Circuits for Operating Life Tests	26
4.8.6	Conditions for High Temperature Storage Test	26
	,	-



PAGE 4

TABL	<u>=S</u>	<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, D.C. Parameters	18
_	Electrical Measurements at Room Temperature, A.C. Parameters	19
3	Electrical Measurements at High and Low Temperatures	20
4	Parameter Drift Values	24
5	Conditions for Power Burn-in and Operating Life Test	24
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Tests	27
FIGUE	<u>res</u>	
1	Not applicable	N/A
2	Physical Dimensions	7
3(a)	Pin Assignment	12
3(b)	Truth Table	13
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	14
4	Circuits for Electrical Measurements	21
5	Electrical Circuit for Power Burn-in and Operating Life Test	25
APPE	NDICES (Applicable to specific Manufacturers only)	
'Δ'	Agreed Deviations for Toyas Instruments (F)	28



PAGE

5

ISSUE 5

1. **GENERAL**

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, low power bipolar Schottky 5-Bit Shift Register, based on Type 54LS96. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 <u>COMPONENT TYPE VARIANTS</u>

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).



PAGE 6

ISSUE 5

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	D7
02	FLAT	2(a)	G4
05	DIL	2(b)	D7
06	DIL	2(b)	G4
07	DIL	2(c)	D7
08	DIL	2(c)	D3 or D4
11	CCP	2(d)	7
12	CCP	2(d)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{CC}	– 0.5 to 7.0	٧	-
2	Input Voltage	V _{IN}	0.5 to 7.0	V	Note 1
3	Device Dissipation	P_{D}	110	mWdc	Note 2
4	Operating Temperature Range	Тор	– 55 to + 125	°C	-
5	Storage Temperature Range	T _{stg}	- 65 to + 150	°C	<u>-</u>
6	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 3 Note 4

NOTES

- 1. Input current limited to 18mA.
- 2. Must withstand added PD due to short circuit conditions (i.e. los) at one output for 5 seconds.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE 7

ISSUE 5

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE



SYMBOL	MILLIMETRES		NOTES
STIVIBOL	MIN	MAX	NOTES
Α	1.27	2.03	,
b	0.38	0.56	8
С	0.08	0.23	8
D	9.42	10.16	4 ·
E	6.27	7.24	
E1	7.00 TY	/PICAL	4
е	1.27 TY	PICAL	5, 9
L	7.87	8.89	8
L1	23.88	24.38	
Q	0.51	1.02	2
S	0.25	0.64	7

NOTES: See Page 11.




PAGE 8

ISSUE 5

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE



SYMBOL	MILLIM	MILLIMETRES	
STWIBOL	MIN	MAX	NOTES
Α	<u>-</u>	5.08	
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	19.18	19.94	4
E	6.22	7.62	4
E1	7.37	8.13	
е	2.54 TY	/PICAL	6, 9
F	1.27 T	YPICAL	
Н	0.76	-	
L	3.30	5.08	8
Q	0.51	-	3
S	0.38	1.27	7
α	0°	15°	10

NOTES: See Page 11.




PAGE

ISSUE 5

9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - DUAL-IN-LINE PACKAGE



			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
SYMBOL	MILLIM	NOTES	
STRIBUL	MIN.	MAX.	NOTES
Α	-	5.08	-
b	0.36	0.58	8
b1	0.76	1.78	8
С	0.20	0.38	8
D	18.80	22.10	-
E	5.59	7.87	-
E1	7.37	8.13	4
е	2.54 T\	/PICAL	6, 9
L	3.18	5.08	-
Q	0.38	2.03	3
s	0.25	1.35	7
α	0°	15°	10




PAGE 10

ISSUE 5

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE)



SYMBOL	MILLIM	ETRES	NOTES
STIVIBOL.	MIN.	MAX.	NOTES
Α	8.687	9.093	-
В	7.798	9.093	-
С	0.250	0.510	11
D	0.889	1.143	12
E	1.140	1.400	8
F	0.559	0.712	8
G	1.27 TY	PICAL	5, 9
Н	1.630	2.540	-

NOTES: See Page 11.



PAGE 11

ISSUE 5

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d)


- 1. Index area: a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(d).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ± 0.13mm of its true longitudinal position relative to Pins 1 and 16.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25mm of its true longitudinal position relative to Pins 1 and 16.
- 7. Applies to all four corners.
- 8. All leads or terminals.
- 9. 14 spaces for flat and dual-in-line packages.16 spaces for chip carrier packages.
- 10. Lead centre when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.



PAGE 12

ISSUE 5

FIGURE 3(a) - PIN ASSIGNMENT



NOTES

1. Positive Logic: see description in Figure 3(b).

FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND

DUAL-IN-LINE PIN OUTS 10 11 12 13 14 15 16 CHIP CARRIER PIN OUTS 2 10 12 13 14 15 17 18 19 20

NOTES

1. All references throughout this specification relate to FLAT/DIL packages only.



PAGE 13

ISSUE 5

FIGURE 3(b) - TRUTH TABLE

			11	IPUT	S					C	UTPUT	S	
CLEAR	PRESET ENABLE		F	RESE	Т		CLOCK	SERIAL					
		Α	В	С	D	Ε			Q_A	Q_B	Q_C	Q_D	Q _E
L	L	Х	Χ	Χ	Χ	Χ	Х	Х	L	L	L	L.	L
L	X	L	L	L	L	L	X	Х	L	L	L	L	L
Н	Н	Н	Н	Н	Н	Н	Х	Х	Н	Н	Н	Н	Н
Н	Н	L	L	L	L	L	L	X	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}	Q_{E0}
Н	Н	Н	L	Н	L	Н	L	Х	Н	Q_{B0}	Н	Q_{D0}	Н
Н	L	Х	Χ	Χ	Χ	Χ	L	X	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}	Q_{E0}
Н	L	Х	Χ	Χ	Χ	Χ	1	Н	Н	Q_{An}	Q_{Bn}	Q_{Cn}	Q_{Dn}
Н	L	Х	Х	Χ	Х	Χ	1	L	L	Q_{An}	Q_{Bn}	Q_{Cn}	Q_{Dn}

NOTES

- 1. Logic Level Definitions: L = Low Level (steady state), H = High Level (steady state), X = Don't Care.
- 2. ↑ = transition from low to high level.
- 3. Q_{A0} , Q_{B0} , etc. = the level of Q_A , Q_B , etc., respectively, before the indicated steady state input conditions were established.
- 4. Q_{An} , Q_{Bn} , etc. = the level of Q_A , Q_B , etc., respectively, before the most recent \uparrow transition of the clock.




PAGE 14


ISSUE 5

FIGURE 3(c) - CIRCUIT SCHEMATIC



TYPICAL OF ALL OUTPUTS






NOTES

1. Serial

FIGURE 3(d) - FUNCTIONAL DIAGRAM





PAGE 15

ISSUE 5

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

V_{IC} = Input Clamp Voltage.

I_{CC} = Supply Current.

 V_{CC} = Supply Voltage.

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

None.

4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

- (a) Para. 7.1.1(a), High Temperature Reverse Bias tests and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 9.9.2, Electrical Measurements at High and Low Temperatures: Only a test result summary, based on go-no-go tests and presented in histogram form is required.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.



PAGE 16

ISSUE 5

4.3 MECHANICAL REQUIREMENTS

4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.7 grammes for the flat package, 2.2 grammes for the dual-in-line package and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be either Type 'D' or Type 'G' with either Type '3 or 4', Type '4' or Type '7' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages, the finish shall be either Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

- The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-
 - (a) Lead Identification.
 - (b) The SCC Component Number.
 - (c) Traceability Information.

4.5.2 <u>Lead Identification</u>

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(d).



PAGE 17

ISSUE 5

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>930602002B</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125 and -55 °C respectively.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at T_{amb} = +22±3 °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

4.7.3 Electrical Circuits for Power Burn-in

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.



PAGE 18

ISSUE 5

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT
INO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNH
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 9	Input Current High Level	l _{IH1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-2-3-4-6-7-9-16)	-	20	μА
10	Input Current High Level Preset Enable	l _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pin 8)	•	100	μА
11 to 18	Input Current High Level (Max. Input Voltage)	l _{IН3}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 1-2-3-4-6-7-9-16)	•	100	μА
19	Input Current High Level into Preset Enable (Max. Input Voltage)	l _{IH4}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pin 8)	-	500	μА
20 to 28	Input Clamp Voltage	V _{IC}	3009	4(b)	V _{CC} = 4.5V, I _{IN} = - 18mA Note 2 (Pins 1-2-3-4-6-7-9-16)	•	- 1.5	V
29 to 36	Input Current Low Level	l _{IL1}	3009	4(c)	V _{CC} = 5.5V, V _{IL} = 0.4V (Pins 1-2-3-4-6-7-9-16)	-	0.4	mA
37	Input Current Low Level into Preset Enable	l _{IL2}	3009	4(c)	$V_{CC} = 5.5V, V_{IL} = 0.4V$ (Pin 8)	-	- 2.0	mA
38 to 42	Output Voltage Low Level	V _{OL}	3007	4(d)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OL} = 4.0mA (Pins 10-11-13-14-15)	-	0.4	V
43 to 47	Output Voltage High Level	V _{OH}	3006	4(e)	V _{CC} = 4.5V, V _{IL} = 0.7V V _{IH} = 2.0V, I _{OH} = -400μA (Pins 10-11-13-14-15)	2.5	-	V
48 to 52	Short Circuit Output Current	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 10-11-13-14-15)	20	- 100	mA
53	Supply Current	lcc	3005	4(g)	V _{CC} = 5.5V All Inputs at 4.5V All Outputs Open Note 4 (Pin 5)	-	20	mA

NOTES: See Page 19.



PAGE 19

ISSUE 5

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST)	LIMITS		UNIT
NO.	CHARACTERISTICS	STIVIDOL	MIL-STD 883	FIG.	(NOTE 5)	MIN	MAX	OWN
54 to 58	Propagation Delay, Low to High Level, Output from Clock	[†] PLH	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$ (Pins 10-11-13-14-15)	<u>-</u>	40	ns
59 to 63	Propagation Delay, High to Low Level, Output from Clock	^t PHL	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$ (Pins 10-11-13-14-15)	-	40	ns
64 to 68	Propagation Delay, Low to High Level, Output from Preset or Preset Enable	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$ (Pins 10-11-13-14-15)	-	35	ns
69 to 73	Propagation Delay, High to Low Level, Output from Clear	t _{PHL}	3003	4(h)	V_{CC} = 5.0V R_L = 2.0k Ω C_L = 15pF (Pins 10-11-13-14-15)	-	55	ns

NOTES

- 1. Go-no-go test with $V_{IL} = 0.3V$; $V_{IH} = 3.0V$; trip point 1.5V.
- 2. All inputs and outputs not under test shall be open.
- 3. No more than one output should be shorted at a time, and only for 1 second maximum.
- 4. I_{CC} is measured with clear input grounded and all other inputs and outputs open.
- 5. Propagation delay measurements shall be performed as a go-no-go test on a 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in Test.



PAGE 20

ISSUE 5

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) °C AND -55(+5-0) °C

	T				T			
No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT
		MIL-STD FIG. (PINS UNDER TEST) 883		MIN	MAX	CIVIT		
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	_	-	-
2 to 9	Input Current High Level	l _{IH1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-2-3-4-6-7-9-16)	-	20	μА
10	Input Current High Level Preset Enable	l _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pin 8)	-	100	μА
11 to 18	Input Current High Level (Max. Input Voltage)	I _{IНЗ}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 1-2-3-4-6-7-9-16)	-	100	μА
19	Input Current High Level into Preset Enable (Max. Input Voltage)	l _{IH4}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pin 8)	-	500	μA
20 to 28	Input Clamp Voltage	V _{IC}	3009	4(b)	V _{CC} = 4.5V, l _{IN} = - 18mA Note 2 (Pins 1-2-3-4-6-7-9-16)	-	- 1.5	V
29 to 36	Input Current Low Level	I _{IL1}	3009	4(c)	V _{CC} = 5.5V, V _{IL} = 0.4V (Pins 1-2-3-4-6-7-9-16)	-	- 0.4	mA
37	Input Current Low Level into Preset Enable	l _{iL2}	3009	4(c)	$V_{CC} = 5.5V$, $V_{IL} = 0.4V$ (Pin 8)	•	- 2.0	mA
38 to 42	Output Voltage Low Level	V _{OL}	3007	4(d)	V _{CC} = 4.5V, V _{IL} = 0.7V V _{IH} = 2.0V, I _{OL} = 4.0mA (Pins 10-11-13-14-15)	-	0.4	V
43 to 47	Output Voltage High Level	V _{OH}	3006	4(e)	V _{CC} = 4.5V, V _{IL} = 0.7V V _{IH} = 2.0V, I _{OH} = - 400μA (Pins 10-11-13-14-15)	2.5	-	V
48 to 52	Short Circuit Output Current	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 10-11-13-14-15)	- 20	- 100	mA
53	Supply Current	lcc ·	3005	4(g)	V _{CC} = 5.5V All Inputs at 4.5V All Outputs Open Note 4 (Pin 5)	-	20	mA

NOTES: See Page 19.




PAGE 21

ISSUE 5

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - HIGH LEVEL INPUT CURRENT

FIGURE 4(b) - INPUT CLAMP VOLTAGE



NOTES


1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.


FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - LOW LEVEL OUTPUT VOLTAGE



NOTES

1. Each input to be tested separately.



NOTES

1. Test per Truth Table.




PAGE 22

ISSUE 5

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - SHORT CIRCUIT OUTPUT CURRENT




NOTES

1. Test per Truth Table.

NOTES

1. All inputs, clear, clock and preset enable = 4.5V.

FIGURE 4(g) - SUPPLY CURRENT



NOTES

1. See Note 5 to Table 2.




PAGE 23


ISSUE 5

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - DYNAMIC TEST AND SWITCHING WAVEFORMS



VOLTAGE WAVEFORMS



NOTES

- 1. Input pulses are supplied by pulse generators having the following characteristics: $t_r < 15$ ns, $t_f < 6.0$ ns, $Z_{OUT} = 50\Omega$, duty cycle < 50%.
- 2. All diodes are 1N916 or 1N3064.
- 3. $C_L = 15pF$ including scope probe and jig capacitance.
- 4. $R_L = 2.0k\Omega$.
- 5. Preset may be tested by applying a high level voltage to the individual preset inputs and pulsing the preset enable or by applying a high level voltage to the preset enable and pulsing the individual preset inputs.
- 6. Q_A output is illustrated. Relationship of serial input to other Q outputs is illustrated in the typical shift sequence.
- 7. Outputs are set to the high level prior to the measurement of tpHL from the clear input.



PAGE 24

ISSUE 5

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2 to 9	Input Current High Level 1	l _{IH1}	As per Table 2	As per Table 2	±20 or (1) ±0.5	% μA
29 to 36	Input Current Low Level	l _{IL1}	As per Table 2	As per Table 2	± 18	μΑ
38 to 42	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 60	mV
43 to 47	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 240	mV

NOTES

1. Whichever is greater, referred to the initial value.

TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 – 5)	°C
2	Power Supply Voltage	V _{CC}	5(+0.5-0)	V
3	Pulse Voltage	V_{GEN}	0.5 max. to 3.0 min.	V
4	Frequency	f	100 (Note 1)	Hz
5	Fan-out	-	10	-
6	Rise Time	t _r	50 max.	μs
7	Fall Time	t _f	50 max.	μs
8	Duty Cycle	-	20 min.	%


NOTES

1. Tolerance ± 10%.

PAGE 25

ISSUE 5

FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES
1. $R = 1.2k\Omega$.



PAGE 26

ISSUE 5

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5.

4.8.6 <u>Conditions for High Temperature Storage Test</u>

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be T_{amb} = +150(+0-5) °C.



PAGE 27

ISSUE 5

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST	CHAN	UNIT	
NO.				CONDITIONS	(Δ)	ABSOLUTE	01411
2 to 9	Input Current High Level 1	l _{iH1}	As per Table 2	As per Table 2	± 1.0	-	μА
11 to 18	Input Current High Level 3	l _{іНЗ}	As per Table 2	As per Table 2	•	100	μА
29 to 36	Input Current Low Level	l _{IL1}	As per Table 2	As per Table 2	± 12		μА
38 to 42	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 60	-	mV
43 to 47	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	±240	-	mV
53	Supply Current	Icc	As per Table 2	As per Table 2	± 20	-	%



PAGE 28

ISSUE 5

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS				
Para. 4.2.1	Scanning Electron Microscope (SEM) Inspection may be performed using TIF document TIF 3.61.610.001.				
Para. 4.2.2	Prior to Die Shear Test TIF may perform a Radiographic Inspection on the randomly chosen samples to be subjected to this test, using TIF document TIF 50.42-3002.				
Para. 4.2.3	Radiographic Inspection may be performed using TIF document TIF 50.42-3002.				