

european space agency agence spatiale européenne

Pages 1 to 28

BIPOLAR PARALLEL-LOAD, 8-BIT SHIFT REGISTER, BASED ON TYPES 54LS165 AND 54LS165A ESA/SCC Detail Specification No. 9306/029



space components coordination group

		Approved by		
lssue∕Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
Issue 2	September 1993	Pommers	1 lest	
Revision 'A'	February 1995	Tomomens	Aom	
THE COLUMN SEE SO, THE WESTERN ASSESSMENT OF THE COLUMN SEEDS OF THE S				



Rev. 'A'

PAGE 2

ISSUE 2

DOCUMENTATION CHANGE NOTICE

Day	Day		CHANCE	Ammunical
Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
Lotto	Date	TROTOTICO	Rom	DOM NO.
			es Issue 1 and incorporates all modifications defined in	
		•	I 'C' to Issue 1 and the following DCR's:-	None
		Cover page DCN		None
		Table 1(a)	: Lead Material and/or Finish amended for existing	22881
		Tubio T(u)	Variants	
			: Variants 17 and 18 added	22881
		Table 1(b)	: No. 2, in Remarks, Note No. amended to "1"	23573
ł			: No. 3, in Remarks, Note No. amended to "2"	23573
			: No. 6, existing temperature specified for DIL/FP	23573
			, new temperature and Note reference added for CCP	23573
			: Note 1 renumbered as "2"	23573
			: Note 2 renumbered as "3" and text amended	23573
			: Note 3 renumbered as "1"	23573
			: New Note 4 added	23573
		Figures 2(a), (b)	: Figures amended	221033
			: Imperial dimensions deleted	22881
		Figures 2(b), (c)	: Reference to Note 6 amended to "Note 10"	23519
		Figure 2(d) Notes to Figures	: New figure added: Title of the notes amended	22881 22881
		Notes to rigures	: Note 1, last sentence added	22881
ļ. ļ			: Note 8, 'or terminals' added	22881
			: Note 9, rewritten	22881
			: Notes 11 and 12 added	22881
1		Figure 3(a)	: Figure for chip carrier package added	22881
}			: Subtitles added above both drawings	22881
			: Comparison table added	22881
1			: Note 1 added	22881
		Para. 4.2.2	: PIND deviation deleted, "None" added	21048
		Para. 4.2.4	: Deviation deleted, "None" added	22919
		Para. 4.2.5	: Deviation deleted, "None" added	22919
		Para. 4.3.2	: Paragraph rewritten	23460
		Para. 4.4.2	: Paragraph rewritten	22881
		Para. 4.5.2 Para. 4.5.3	: Paragraph etandardicad	22881 23519
		Para. 4.6.3	: Paragraph standardised: "and functional test sequence" deleted	23519
			: "T _{amb} " added before " + 22 ± 3 ° C"	23519
			: In title and paragraph, "burn-in" amended to read	23519
		Para. 4.8	"power burn-in" : Title amended	23519
		i aia. 4.0	. The amended	20018
'A'	Feb. '95	P1. Cover Page		None
``	. 55. 66	P2. DCN		None
		P16. Para. 4.3.2	: Maximum weights amended	221047
			<u> </u>	



PAGE 3

ISSUE 2

TABLE OF CONTENTS

1.	GENERAL	<u>Page</u> 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Mode Select Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
2.	APPLICABLE DOCUMENTS	15
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	15
4.	REQUIREMENTS	15
4.1	General	15
4.2	Deviations from Generic Specification	15
4.2.1	Deviations from Special In-process Controls	15
4.2.2	Deviations from Final Production Tests	15
4.2.3	Deviations from Burn-in Tests	15
4.2.4	Deviations from Qualification Tests	15
4.2.5	Deviations from Lot Acceptance Tests	15
4.3	Mechanical Requirements	16
4.3.1	Dimension Check	16
4.3.2	Weight	16
4.4	Materials and Finishes	16
4.4.1	Case	16
4.4.2	Lead Material and Finish	16
4.5	Marking	16
4.5.1	General	16
4.5.2	Lead Identification	16
4.5.3	The SCC Component Number	16
4.5.4	Traceability Information	17
4.6	Electrical Measurements	17
4.6.1	Electrical Measurements at Room Temperature	17 17
4.6.2	Electrical Measurements at High and Low Temperatures	17
4.6.3	Circuits for Electrical Measurements Burn-in Tests	17
4.7		17
4.7.1 4.7.2	Parameter Drift Values Conditions for Power Burn-in	17
4.7.2	Electrical Circuits for Power Burn-in	17
4.7.3 4.8	Environmental and Endurance Tests	26
4.0 4.8.1	Electrical Measurements on Completion of Environmental Tests	26
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	26
4.8.3	Electrical Measurements on Completion of Endurance Tests	26
4.8.4	Conditions for Operating Life Tests	26
4.8.5	Electrical Circuits for Operating Life Tests	26
4.8.6	Conditions for High Temperature Storage Test	26



PAGE 4 ISSUE 2

TABLE	<u>:S</u>	<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2 ′	Electrical Measurements at Room Temperature, D.C. Parameters	18
	Electrical Measurements at Room Temperature, A.C. Parameters	19
3	Electrical Measurements at High and Low Temperatures	20
4	Parameter Drift Values	24
5	Conditions for Power Burn-in and Operating Life Test	24
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate	27
	Points and on Completion of Endurance Tests	
FIGUR	<u>ES</u>	
1	Not applicable	N/A
2	Physical Dimensions	7
3(a)	Pin Assignment	12
3(b)	Mode Select Table	13
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	14
4	Circuits for Electrical Measurements	21
5	Electrical Circuit for Power Burn-in and Operating Life Test	25
APPE	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for Texas Instruments (F)	28



PAGE

ISSUE 2

5

1. **GENERAL**

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, low power bipolar Parallel-Load 8-Bit Shift Register with Complementary Outputs, based on Types 54LS165 and 54LS165A. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 MODE SELECT TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 <u>FUNCTIONAL DIAGRAM</u>

As per Figure 3(d).



PAGE 6

ISSUE 2

TABLE 1(a) - TYPE VARIANTS

VARIANT	BASED ON TYPE	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	54LS165	FLAT	2(a)	D7
02	54LS165	FLAT	2(a)	G4
05	54LS165	DIL	2(b)	D7
06	54LS165	DIL	2(b)	G4
07	54LS165	DIL	2(c)	D7 .
08	54LS165	DIL	2(c)	D3 or D4
09	54LS165A	FLAT	2(a)	D7
10	54LS165A	FLAT	2(a)	G4
13	54LS165A	DIL	2(b)	D7
14	54LS165A	DIL	2(b)	G4
15	54LS165A	DIL	2(c)	D7
16	54LS165A	DIL	2(c)	D3 or D4
17	54LS165A	CCP	2(d)	7
18	54LS165A	CCP	2(d)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{CC}	– 0.5 to 7.0	٧	-
2	Input Voltage	V _{IN}	– 0.5 to 7.0	٧	Note 1
3	Device Dissipation	P_{D}	198	mWdc	Note 2
4	Operating Temperature Range	T _{op}	– 55 to + 125	°C	<u>-</u>
5	Storage Temperature Range	T _{stg}	– 65 to + 150	°C	-
6	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 3 Note 4

NOTES

- 1. Input current limited to 18mA.
- 2. Must withstand added P_D due to short circuit conditions (i.e. I_{OS}) at one output for 5 seconds.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(a) - FLAT PACKAGE



SYMBOL	MILLIMETRES		NOTES	
STRIBOL	MIN	MAX	NOTES	
Α	1.27	2.03	-	
b	0.38	0.56	8	
С	0.08	0.23	8	
D	9.42	10.16	-	
E	6.27	7.24	-	
E1	7.00 TYPICAL		4	
е	1.27 T	/PICAL	5, 9	
L	7.87	8.89	-	
L1	23.88	24.38	-	
Q	0.51	1.02	2	
S .	0.25	0.64	7.	




PAGE

ISSUE 2

8

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE



SYMBOL	MILLIMETRES		NOTES	
STIMBUL	MIN	MAX	NOTES	
Α	-	5.08	-	
b	0.38	0.66	8	
b1	-	1.78	8	
С	0.20	0.44	8	
D	19.18	19.94	-	
E	6.22	7.62	-	
E1	7.37	8.13	4	
е	2.54 TY	/PICAL	6, 9	
F	1.27 T	/PICAL	-	
Н	0.76	-	-	
L.	3.30	5.08	-	
Q	0.51	-	3	
S	0.38	1.27	7	
α	0°	15°	10	




PAGE

ISSUE 2

9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - DUAL-IN-LINE PACKAGE



SYMBOL	MILLIMETRES		NOTES	
STIVIBUL	MIN.	MAX.	NOTES	
Α	-	5.08	-	
b	0.36	0.58	8	
b1	0.76	1.78	8	
С	0.20	0.38	8	
D	18.80	22.10	-	
E	5.59	7.87	-	
E1	7.37	8.13	4	
е	2.54 TY	PICAL	6, 9	
L	3.18	5.08	-	
Q	0.38	2.03	3	
S	0.25	1.35	7	
α	0°	15°	10	




PAGE 10

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE)



SYMBOL	MILLIM	NOTES		
STIVIBUL	MIN. MAX.		NOTES	
Α	8.687	9.093	-	
В	7.798	9.093	-	
С	0.250	0.510	11	
D	0.889	1.143	12	
E	1.140	1.400	8	
F	0.559 0.712		8	
G	1.27 TYPICAL		5, 9	
Н	1.630	. ~		



PAGE 11

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d)

- 1. Index area; a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(d).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ± 0.13mm of its true longitudinal position relative to Pins 1 and 16.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25mm of its true longitudinal position relative to Pins 1 and 16.
- 7. Applies to all four corners.
- 8. All leads or terminals.
- 9. 14 spaces for flat and dual-in-line packages.16 spaces for chip carrier packages.
- 10. Lead centre when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




PAGE 12

ISSUE 2

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE AND FLAT PACKAGE

CHIP CARRIER PACKAGE



FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND **DUAL-IN-LINE PIN OUTS** 3 .7 9 10 11 12 13 14 15 16 CHIP CARRIER PIN OUTS 2 3 9 20 12 13 14 15 17 18 19

NOTES

1. All references throughout this specification relate to FLAT/DIL packages only.



PAGE 13

ISSUE 2


FIGURE 3(b) - MODE SELECT TABLE

FUNCTION TABLE

	INPUTS					RNAL PUTS	OUTPUT
SHIFT/	CLOCK	CLOCK	SERIAL	PARALLEL		-013	
LOAD	INHIBIT	OLOOK	OLITIAL	• АН	Q_A	Q _B	Q _H
L	Х	Х	Х	ah	a ·	b	h
Н	L	L	· Х	Х	Q_{A0}	Q_{B0}	Q _{H0}
н	L	1.	Н	x	Н	Q_{An}	Q_{Gn}
Н	L	1	L	Х	L	Q_{An}	Q_{Gn}
Н	Н	Х	X	Х	Q_{A0}	Q_{B0}	Q _{H0}

NOTES

1. Logic Level Definitions: L = Low Level, H = High Level, X = Don't Care.






PAGE 14


ISSUE 2

FIGURE 3(c) - CIRCUIT SCHEMATIC

EQUIVALENT OF EACH INPUT



TYPICAL OF ALL OUTPUTS




NOTES

1. Clock, clock inhibit:

Clock, clock inhibit: $R_{eq} = 17k\Omega$ NOM. Parallel inputs, serial input: $R_{eq} = 24k\Omega$ NOM. Shift/Load: $R_{eq} = 5.7k\Omega$ NOM.

FIGURE 3(d) - FUNCTIONAL DIAGRAM





PAGE 15

ISSUE 2

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

V_{IC} - Input Clamp Voltage.

I_{CC} - Supply Current, Outputs High.

V_{CC} - Supply Voltage.

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

- (a) Para. 7.1.1(a), High Temperature Reverse Bias tests and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 9.9.2, Electrical Measurements at High and Low Temperatures: Only a test result summary, based on go-no-go tests and presented in histogram form is required.

4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.



Rev. 'A'

PAGE 16

2

ISSUE

4.3 <u>MECHANICAL REQUIREMENTS</u>

4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.7 grammes for the flat package, 2.2 grammes for the dual-in-line package and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be either Type 'D' or Type 'G' with either Type '3 or 4', Type '4' or Type '7' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages, the finish shall be either Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(d).

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>930602902B</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	



PAGE 17

ISSUE :

4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125 and -55 °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at T_{amb} = +22±3 °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

4.7.3 Electrical Circuits for Power Burn-in

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.



PAGE 18

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	OMI
1	Functional Test	-		3(b)	Verify Mode Select Table with Load. Note 1	-	-	-
2	Input Current High Level into Shift/Load	Інт	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V Variants 01 to 08 Variants 09 to 18 (Pin 1)	.	60 20	μΑ
3	Input Current High Level into Shift/Load (Max. Input Voltage)	l _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V Variants 01 to 08 Variants 09 to 18 (Pin 1)	-	300 100	μА
4 to 14	Input Current High Level into other Inputs	I _{IН3}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 2-3-4-5-6-10-11-12- 13-14-15)	-	20	μΑ
15 to 25	Input Current High Level into other Inputs (Max. Input Voltage)	I _{IH4}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 2-3-4-5-6-10-11-12- 13-14-15)	-	100	μА
26 to 37	Input Clamp Voltage	V _{IC}	3009	4(b)	V _{CC} = 4.5V, I _{IN} = - 18mA Note 2 (Pins 2-3-4-5-6-10-11-12- 13-14-15)	-	1.5	V
38	Input Current Low Level into Shift/Load	l _{IL1}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V Variants 01 to 08 Variants 09 to 18 (Pin 1)	-	- 1.2 - 0.4	mA
39 to 49	Input Current Low Level into other Inputs	l _{IL2}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pins 2-3-4-5-6-10-11-12- 13-14-15)	-	- 400	μΑ
50 to 51	Output Voltage Low Level	V _{OL}	3007	4(d)	$V_{CC} = 4.5V$, $V_{IL} = 0.7V$ $V_{IH} = 2.0V$, $I_{OL} = 4.0$ mA (Pins 7-9)	-	0.4	V
52 to 53	Output Voltage High Level	V _{OH}	3006	4(e)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OH} = -400 μ A (Pins 7-9)	2.5	-	V
54 to 55	Output Current Short Circuit	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 7-9)	- 20	- 100	mA
56	Supply Current	lcc	3005	4(g)	V _{CC} = 5.5V Note 4 (Pin 16)	-	36	mA



PAGE 19

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS

No.	CHARACTERISTICS	S SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST)	LIMITS		UNIT
140.	OTALVOTERIOTIOS	OTIVIDOL	MIL-STD 883	FIG.	(NOTE 5)	MIN	MAX	51471
57 to 58	Propagation Delay, Low to High Level, from Load to Any Output	t _{PLH}	3003	4(h)	4(h) $V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$ (Pins 7-9)		35	ns
59 to 60	Propagation Delay, High to Low Level, from Load to Any Output	t _{PHL}				-	35	
61 to 62	Propagation Delay, Low to High Level, from Clock to Any Output	t _{PLH}	3003	4(h)	V_{CC} = 5.0V R_L = 2.0k Ω C_L = 15pF Variants 01 to 08 Variants 09 to 18 (Pins 7-9)	1 1	40 25	ns
63 to 64	Propagation Delay, High to Low Level, from Clock to Any Output	^t PHL	3003	4(h)	V_{CC} = 5.0V R_L = 2.0k Ω C_L = 15pF Variants 01 to 08 Variants 09 to 18 (Pins 7-9)	1 1	40 25	ns
65	Propagation Delay, Low to High Level, from H to QH	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$	-	25	ns
66	Propagation Delay, High to Low Level, from H to QH	t _{PHL}		·	(Pin 9)	-	30	:
67	Propagation Delay, Low to High Level, from H to QH	t _{PLH}	3003	4(h)	$V_{CC} = 5.0V$ $R_L = 2.0k\Omega$ $C_L = 15pF$	-	30	ns
68	Propagation Delay, High to Low Level, from H to QH	t _{PHL}			(Pin 9)	-	25	

NOTES

- 1. Go-no-go test with $V_{IL} = 0.3V$; $V_{IH} = 3.0V$; trip point 1.5V.
- 2. All inputs and outputs not under test shall be open.
- 3. No more than one output should be shorted at a time, and only for 1 second maximum.
- 4. With the outputs open, clock inhibited and clock at 4.5V and a clock pulse applied to the shift/load input, I_{CC} is measured first with the parallel inputs at 4.5V, then with the parallel inputs grounded.
- 5. Propagation delay measurements shall be performed as a go-no-go test on a 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in Test.



PAGE 20

ISSUE 2

<u>TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES,</u> + 125(+0-5) °C AND - 55(+5-0) °C

		,		<u> </u>				
No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST)	LIM	ITS	UNIT
			883		(1.110 0.112 1.1 1.20 1.)	MIN	MAX	
1	Functional Test	-	-	3(b)	Verify Mode Select Table with Load. Note 1	-	-	-
2	Input Current High Level into Shift/Load	I _{IН1}	3010	4(a)	V_{CC} = 5.5V, V_{IN} = 2.7V Variants 01 to 08 Variants 09 to 18 (Pin 1)	-	60 20	μΑ
3	Input Current High Level into Shift/Load (Max. Input Voltage)	I _{IH2}	3010	4(a)	V_{CC} = 5.5V, V_{IN} = 7.0V Variants 01 to 08 Variants 09 to 18 (Pin 1)		300 100	μΑ
4 to 14	Input Current High Level into other Inputs	Іінз	3010	4(a)	V_{CC} = 5.5V, V_{IN} = 2.7V (Pins 2-3-4-5-6-10-11-12-13-14-15)	-	20	μΑ
15 to 25	Input Current High Level into other Inputs (Max. Input Voltage)	I _{IH4}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 2-3-4-5-6-10-11-12- 13-14-15)	-	100	μΑ
26 to 37	Input Clamp Voltage	V _{IC}	3009	4(b)	V _{CC} = 4.5V, I _{IN} = -18mA Note 2 (Pins 2-3-4-5-6-10-11-12- 13-14-15)	-	- 1.5	٧
38	Input Current Low Level into Shift/Load	l _{IL1}	3009	4(c)	V_{CC} = 5.5V, V_{IN} = 0.4V Variants 01 to 08 Variants 09 to 18 (Pin 1)	1 1	- 1.2 - 0.4	mA
39 to 49	Input Current Low Level into other Inputs	l _{IL2}	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pins 2-3-4-5-6-10-11-12- 13-14-15)	-	- 400	μА
50 to 51	Output Voltage Low Level	V _{OL}	3007	4(d)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OL} = 4.0mA (Pins 7-9)	-	0.4	V
52 to 53	Output Voltage High Level	V _{OH}	3006	4(e)	V_{CC} = 4.5V, V_{IL} = 0.7V V_{IH} = 2.0V, I_{OH} = -400 μ A (Pins 7-9)	2.5	-	V
54 to 55	Output Current Short Circuit	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pins 7-9)	- 20	- 100	mA
56	Supply Current	lcc	3005	4(g)	V _{CC} = 5.5V Note 4 (Pin 16)	-	36	mA




PAGE 21

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - HIGH LEVEL INPUT CURRENT

FIGURE 4(b) - INPUT CLAMP VOLTAGE



NOTES


1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.


FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - LOW LEVEL OUTPUT VOLTAGE



NOTES

1. Each input to be tested separately.



NOTES

1. Test per Mode Select Table.




PAGE 22

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - SHORT CIRCUIT OUTPUT CURRENT




NOTES

1. Test per Mode Select Table.

NOTES

- 1. Test per Mode Select Table.
- No more than one output should be shorted at a time.

FIGURE 4(g) - SUPPLY CURRENT



NOTES


1. See Note 4 to Table 2.

PAGE 23


ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - DYNAMIC TEST AND SWITCHING WAVEFORMS



VOLTAGE WAVEFORMS



NOTES

- 1. The generator has the following characteristics: PRR \leq 1.0MHz, $Z_{OUT} = 50\Omega$, Duty Cycle \leq 50%; for LS165, $t_f \leq$ 10ns, $t_f \leq$ 10ns, $t_f \leq$ 10ns, $t_f \leq$ 10ns.
- 2. All diodes are 1N916 or 1N3064.
- 3. C_L includes scope probe and jig capacitance.
- 4. The remaining six data inputs and the serial input input are low.
- 5. Prior to test, high level data is loaded into H input.
- 6. The eight data inputs and the clock inhibit input are low. Results are monitored at output QH at t_{n+7}.



PAGE 24

ISSUE 2

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 14	Input Current High Level	I _{іНЗ}	As per Table 2	As per Table 2	±20 or (1) ±0.5	% μ A
39 to 49	Input Current Low Level	l _{IL2}	As per Table 2	As per Table 2	± 18	μΑ
50 to 51	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	±60	mV
52 to 53	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 240	mV

NOTES

1. Whichever is greater, referred to the initial value.

TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 – 5)	, °C
2	Power Supply Voltage	V _{CC}	+5(+0.5-0)	V
3	Pulse Voltage	V _{GEN}	0.5 max. to 3.0 min.	V
4	Frequency	f	100 (See Note 1)	Hz
5	Fan-out		10	-
6	Rise Time	t _r	50 max.	μs
7	Fall Time	t _f	50 max.	μs
8	Duty Cycle	-	20 min.	%


NOTES

1. Tolerance ± 10%.

PAGE 25

ISSUE 2

FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES

 $\overline{1. R} = 1.2k\Omega.$



PAGE 26

ISSUE :

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be T_{amb} = +150(+0-5) °C.



PAGE 27

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHAN	UNIT		
140.	CHARACTERISTICS	STIVIDOL	TEST METHOD	CONDITIONS	(Δ)	ABSOLUTE	ONIT	
4 to 14	Input Current High Level	І _{ІНЗ}	As per Table 2	As per Table 2	± 1.0	-	μА	
15 to 25	Input Current High Level (Max. Input Voltage)	l _{IH4}	As per Table 2	As per Table 2	-	100	μА	
39 to 49	Input Current Low Level	I _E	As per Table 2	As per Table 2	± 12	-	μА	
50 to 51	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 60	_	mV	
52 to 53	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 240	-	mV	
56	Supply Current	lcc	As per Table 2	As per Table 2	± 20	-	%	



PAGE 28

ISSUE 2

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS				
Para. 4.2.1	Scanning Electron Microscope (SEM) Inspection may be performed using TIF document TIF 3.61.610.001.				
Para. 4.2.2	Prior to Die Shear Test TIF may perform a Radiographic Inspection on the randomly chosen samples to be subjected to this test, using TIF document TIF 50.42-3002.				
Para. 4.2.3	Radiographic Inspection may be performed using TIF document TIF 50.42-3002.				