

european space agency agence spatiale européenne

Pages 1 to 30

INTEGRATED CIRCUITS, SILICON MONOLITHIC, BIPOLAR 16-BIT SHIFT REGISTER, BASED ON TYPE 54LS674

ESA/SCC Detail Specification No. 9306/036



space components coordination group

	Date	Approved by		
Issue/Rev.		SCCG Chairman	ESA Director General or his Deputy	
Issue 2	March 1994	Tomomens	1. dect	



PAGE 2

ISSUE 2

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
		This issue supersed	es Issue 1 and incorporates all modifications defined in	
		Revisions 'A' and 'B'	to Issue 1 and the following DCR's:-	
		Cover page		None
		DCN		None
		Table 1(a)	: Lead Material and/or Finish amended for existing Variants	221106
			: Variants 11 and 12 added	221106
		Table 1(b)	: No. 2, in Remarks, Note No. amended to "1"	23573
			: No. 3, in Remarks, Note No. amended to "2"	23573
			: No. 6, existing temperature specified for FP/DIP	23573
			, new temperature and Note reference added for CCP	23573
			: Note 1 renumbered as "2"	23573
			: Note 2 renumbered as "3" and text amended	23573
			: Note 3 renumbered as "1"	23573
		Figures 2(a), (b)	: New Note 4 added	23573 221106
		\ ' ' ' '	Drawing and Table amendedReference to Note 6 amended to "Note 10"	23519
		Figure 2(c)	: Imperial Dimensions deleted	22881
			: Note references corrected	221106
		Figure 2(d)	: New figure added	221106
		Notes to Figures	: Existing Notes deleted and new Notes added	221106
		Figure 3(a)	: Figure for chip carrier package added	221106
		(2)	: Original subtitle deleted, and new subtitles added above both drawings	221106
1			: Comparison table added	221106
:			: Note 1 added	221106
		Figure 3(b)	: Note amended	23519
			: In Note, " ↑ " definition deleted	23642
		Figure 3(d)	: Arrowhead to Q15 output control line reversed	23642
		Para. 4.2.2	: PIND deviation deleted, "None" added	21048
		Para. 4.2.4	: Deviation deleted, "None" added	22919
		Para. 4.2.5	: Deviation deleted, "None" added	22919
]		Para. 4.3.2	: FP/DIP weights amended	221047
		Dawa 4.4.0	: Weight for CCP added	221106
		Para. 4.4.2	: Paragraph rewritten	221106
		Para. 4.5.2 Para. 4.5.3	: Paragraph rewritten: Paragraph standardised	221106 23519
		Para. 4.5.3 Para. 4.6.3	: "and functional test sequence" deleted	23519
		Para. 4.7.1	: "T _{amb} " added before " +22 ± 3° C"	23519
			: In title and paragraph, "burn-in" amended to read "power burn-in"	23519
		Tables 2/3	: Nos. 3 to 22, "(Max. Input Voltage)" deleted from Characteristics and in Conditions, V_{IN} corrected to "2.7V"	23420
		1	: No. 23, "(Max. Input Voltage)" added to Characteristics	23420
		Table 3	: No. 87, Symbol corrected to "V _{OH} "	23420
		Figure 4(i)	: Note 4 amended and renumbered as "1"	23573
		Para. 4.8	: Title amended : No. 23 Characteristic and Symbol corrected to "3"	23519
		Table 6	: No. 23, Characteristic and Symbol corrected to "3"	23642



PAGE 3

ISSUE 2

TABLE OF CONTENTS

1.	GENERAL	<u>Page</u> 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
2.	APPLICABLE DOCUMENTS	15
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	15
4.	REQUIREMENTS	15
4.1	General	15
4.2	Deviations from Generic Specification	15
4.2.1	Deviations from Special In-process Controls	15
4.2.2	Deviations from Final Production Tests	15
4.2.3	Deviations from Burn-in Tests	15
4.2.4	Deviations from Qualification Tests	1 5
4.2.5	Deviations from Lot Acceptance Tests	15
4.3	Mechanical Requirements	16
4.3.1	Dimension Check	16
4.3.2	Weight	16
4.4	Materials and Finishes	16
4.4.1	Case	16
4.4.2	Lead Material and Finish	16
4.5	Marking	16
4.5.1	General	16
4.5.2	Lead Identification	16
4.5.3	The SCC Component Number	17
4.5.4	Traceability Information	17
4.6	Electrical Measurements	17
4.6.1	Electrical Measurements at Room Temperature	17
4.6.2	Electrical Measurements at High and Low Temperatures	17
4.6.3	Circuits for Electrical Measurements	17
4.7	Burn-in Tests	17
4.7.1	Parameter Drift Values	17
4.7.2	Conditions for Power Burn-in	17
4.7.3	Electrical Circuits for Power Burn-in	17
4.8	Environmental and Endurance Tests	28
4.8.1	Electrical Measurements on Completion of Environmental Tests	28
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	28
4.8.3	Electrical Measurements on Completion of Endurance Tests	28
4.8.4	Conditions for Operating Life Tests	28
4.8.5	Electrical Circuits for Operating Life Tests	28
4.8.6	Conditions for High Temperature Storage Test	28
	.	



PAGE 4

TABL	<u>ES</u>	Page
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, D.C. Parameters	18
_	Electrical Measurements at Room Temperature, A.C. Parameters	20
3	Electrical Measurements at High and Low Temperatures	21
4	Parameter Drift Values	26
5	Conditions for Power Burn-in and Operating Life Test	26
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Tests	29
FIGUE	<u>RES</u>	
1	Not applicable	N/A
2	Physical Dimensions	7
3(a)	Pin Assignment	12
3(b)	Truth Table	13
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	14
4	Circuits for Electrical Measurements	23
5	Electrical Circuit for Power Burn-in and Operating Life Test	27
APPE	NDICES (Applicable to specific Manufacturers only)	
'Δ'	Agreed Deviations for Texas Instruments (F)	30



PAGE

ISSUE 2

5

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, low power bipolar Schottky 16-Bit Shift Register, based on Type 54LS674. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).



PAGE 6

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	D7
02	FLAT	2(a)	G4
05	DIL	2(b)	D7
06	DIL	2(b)	G4
07	DIL	2(c)	. D7
08	DIL	2(c)	D3 or D4
11	CCP	2(d)	7
12	CCP	2(d)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{CC}	-0.5 to 7.0	V	-
2	Input Voltage	V _{IN}	-0.5 to 7.0	٧	Note 1
3	Device Dissipation	P_{D}	220	mWdc	Note 2
4	Operating Temperature Range	T _{op}	-55 to +125	°C	-
5	Storage Temperature Range	T _{stg}	65 to + 150	°C	-
6	Soldering Temperature For FP and DIP For CCP	T_{sol}	+ 265 + 245	°C	Note 3 Note 4

NOTES

- 1. Input current limited to -18mA.
- 2. Must withstand added P_D due to short circuit conditions (i.e. los) at one output for 5 seconds.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE

ISSUE 2

7

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 24-PIN



SYMBOL	MILLIM	NOTES	
STIMBUL	MIN	MAX	NOTES
А	1.39	2.16	
b	0.38	0.56	8
С	0.08	0.23	8
D	12.30		
E	8.50	10.10	
E1	10.16 T	YPICAL.	4
е	1.27 TYPICAL		5, 9
L	6.98	10.16	
L1	24.13	30.48	
Q	0.25	1.02	2




PAGE

ISSUE 2

8

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 24-PIN



SYMBOL	MILLIM	NOTES	
STMBOL	MIN	MAX	NOTES
Α	3.80	5.70	
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	31.40	32.80	4
E	13.10	14.20	4
E1	15.00	15.50	
е	2.54 T	/PICAL	6, 9
F	1.27 T	YPICAL	
Н	0.69	-	8
L	3.18	5.08	8
Q	0.51	-	3
S	-	2.54	7
α	0°	15°	10




PAGE

ISSUE 2

9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - DUAL-IN-LINE PACKAGE, 24-PIN



SYMBOL	MILLIM	NOTES		
STIVIBOL	MIN. MAX.		NOTES	
Α	<u>-</u>	5.08	-	
b	0.38	0.58	8	
b1	0.76	1.78	8	
С	0.20	0.30	8	
D	31.40	32.80	-	
Ε	13.10	14.22	-	
E1	15.00	15.50	4	
e	2.54 TY	PICAL	6, 9	
L	3.18	5.08		
, Q	0.51	2.03	3	
S	1.52	2.54	7	
α	0°	15°	10	




PAGE 10

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SQUARE CHIP CARRIER PACKAGE, 28-TERMINAL



SYMBOL	MILLIM	NOTES		
STIVIDUL	MIN. MAX.		NOTES	
Α	11.23	11.63		
В	10.31	11.63		
С	0.25	0.51	11	
D	0.89	1.14	12	
E	1.14	1.40	8	
F	0.56	0.71	8	
G	1.27 T	5, 9		
Н	1.63	2.54		



PAGE 11

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d)

- 1. Index area: a notch or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(d).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 22 spaces for flat and dual-in-line packages. 24 spaces for chip carrier packages.
- 10. Lead centre when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




PAGE 12

ISSUE 2

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE AND FLAT PACKAGE

CHIP CARRIER PACKAGE



FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND

DUAL-IN-LINE PIN OUTS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 CHIP CARRIER PIN OUTS 2 3 4 5 6 7 9 10 11 12 13 14 16 17 18 19 20 21 23 24 25 26 27 28

NOTES

1. All references throughout this specification relate to FLAT/DIL packages only.



PAGE 13

ISSUE 2

FIGURE 3(b) - TRUTH TABLE

INPUTS				SER/	OPERATION
CS	R/W	MODE	CLK	Q15	OFERATION
Н	Х	Х	Х	Z	Do nothing
L	L	Х	↓	Z	Shift and write (serial load)
L	Н	L	↓	Q14n	Shift and read
L	Н	Н	↓	P15	Parallel load

NOTES


- 1. Logic Level Definitions: L = Low Level, H = High Level, X = Don't Care, Z = High Impedance Input Mode.
- 2. \downarrow = transition from high to low level.
- 3. Q14n = content of 14th bit of the shift register before the most recent ↓ transition of the clock.
- 4. P15 = level of input P15.



PAGE 14


ISSUE 2

FIGURE 3(c) - CIRCUIT SCHEMATIC



SER/Q15: $R_{eq} = 20k\Omega$ NOM. Parallel Inputs: $R_{eq} = 30k\Omega$ NOM.

FIGURE 3(d) - FUNCTIONAL DIAGRAM





PAGE 15

ISSUE 2

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

V_{IC} = Input Clamp Voltage.

IOS = Output Current, Short Circuit.

V_{CC} = Supply Voltage.

I_{OZH} = Off-State Output Current, High Level Outputs. = Off-State Output Current, Low Level Outputs.

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

- (a) Para. 7.1.1(a), "High Temperature Reverse Bias" test and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form is required.

4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.



PAGE 16

ISSUE 2

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.2 grammes for the flat package, 8.0 grammes for the dual-in-line package and 0.8 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be either Type 'D' or Type 'G' with either Type '3 or 4', Type '4' or Type '7' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages, the finish shall be either Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(d).



PAGE 17

ISSUE 2

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>930603602B</u>
Detail Specification Number	
Type Variant (see Table 1(a)) ———	
Testing Level (B or C, as applicable)	

4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125°C and -55°C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at T_{amb} = +22 ±3 °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

4.7.3 Electrical Circuits for Power Burn-in

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.



PAGE 18

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT
140.	CHARACTERISTICS	STWIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
1	Functional Test	-	-	3(b)	Verify Truth Table - with Load. V _{CC} = 5.0V Note 1		-	-
2	Input Current High Level 1 SER/Q15	I _{IН1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pin 6)	-	40	μA
3 to 22	Input Current High Level 2 Other Inputs	l _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-2-3-5-7-8-9-10-11- 13-14-15-16-17-18-19-20- 21-22-23)	-	20	μА
23	Input Current High Level 3 SER/Q15 (Max. Input Voltage)	I _{ІНЗ}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 5.5V (Pin 6)	-	100	μΑ
24 to 43	Input Current High Level 4 Other Inputs (Max. Input Voltage)	l _{IH4}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 1-2-3-5-7-8-9-10-11- 13-14-15-16-17-18-19-20- 21-22-23)	-	100	μА
44	Off-State Output Current, High Level Output	lozh	3007	4(h)	$V_{CC} = 5.5V$, $V_{IL} = 0.7V$, $V_{IH} = 2.0V$, $V_{OUT} = 2.7V$ (Pin 6)	-	40	μΑ
45	Off-State Output Current, Low Level Output	l _{OZL}	3007	4(h)	$V_{CC} = 5.5V$, $V_{IL} = 0.7V$, $V_{IH} = 2.0V$, $V_{OUT} = 0.4V$ (Pin 6)	-	- 400	μΑ
46 to 65	Input Clamp Voltage	V _{IC}	3009	4(b)	V _{IN} = 4.5V, I _{IN} = - 18mA Note 2 (Pins 1-2-3-5-7-8-9-10-11- 13-14-15-16-17-18-19-20- 21-22-23)	-	- 1.5	· V
66 to 85	Input Current Low Level	ΊL	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pins 1-2-3-5-7-8-9-10-11- 13-14-15-16-17-18-19-20- 21-22-23)	-	- 0.4	mA
86	Output Voltage Low Level	V _{OL}	3007	4(d)	V_{CC} = 4.5V, V_{IL} = 0.7V, V_{IH} = 2.0V, I_{OL} = 12mA (Pin 6)	-	0.4	V



PAGE 19

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT
140.	NO. CHARACTERISTICS		MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	
87	Output Voltage High Level	V _{OH}	3006	4(e)	$V_{CC} = 4.5V$, $V_{IL} = 0.7V$, $V_{IH} = 2.0V$, $I_{OH} = -1.0$ mA (Pin 6)	2.4	-	V
88	Short Circuit Output Current	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pin 6)	- 30	- 130	mA
89	Supply Current	lcc	3005	4(g)	V _{CC} = 5.5V (Pin 24)	-	40	mA

NOTES

- 1. Go-no-go test with $V_{IL} = 0.3V$; $V_{IH} = 3.0V$; trip point 1.5V.
- 2. All inputs and outputs not under test shall be open.
- 3. No more than one output should be shorted at a time, and only for 1 second maximum. I_{OS} measurement may be performed with V_{OUT} = 2.25V instead of 0V. In this case the limits are divided by 2.
- 4. Propagation delay measurements shall be performed as a go-no-go test on a 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in Test.



PAGE 20

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST)	LIMITS		UNIT
NO.	CHARACTERISTICS	S TIVIDUL	MIL-STD 883	FIG.	(NOTE 4)	MIN	MAX	ONIT
90	Propagation Delay, Low to High Level, from CLK to SER/Q15	t _{РLН}	3003	4(i)	$V_{CC} = 5.0V$ $R_L = 667\Omega$ $C_L = 45pF$ $Pins$ 2 to 6	-	33	ns
91	Propagation Delay, High to Low Level, from CLK to SER/Q15	tpHL	3003	4(i)	$V_{CC} = 5.0V$ $R_L = 667\Omega$ $C_L = 45pF$ $Pins$ 2 to 6	-	40	ns
92 to 93	Output Enable Time to High Level, from CS and R/W	t _{PZH}	3003	4(i)	$V_{CC} = 5.0V$ $R_L = 667\Omega$ $C_L = 45pF$ $\frac{Pins}{1 \text{ to } 6}$ $3 \text{ to } 6$	-	45	ns
94 to 95	Output Enable Time to Low Level, from CS and R/W	t _{PZL}	3003	4(i)	$V_{CC} = 5.0V$ $R_L = 667\Omega$ $C_L = 45pF$ $Pins$ 1 to 6 3 to 6	-	45	ns
96 to 97	Output Disable Time from High Level, from CS and R/W	t _{РН} Z	3003	4(i)	$V_{CC} = 5.0V$ $R_{L} = 667\Omega$ $C_{L} = 5.0pF$ $\frac{Pins}{1 \text{ to } 6}$ $3 \text{ to } 6$	-	40	ns
98 to 99	Output Disable Time from Low Level, from CS and R/W	t _{PLZ}	3003	4(i)	$V_{CC} = 5.0V$ $R_L = 667\Omega$ $C_L = 5.0pF$ $\frac{Pins}{1 \text{ to } 6}$ $3 \text{ to } 6$	-	40	ns



PAGE 21

ISSUE 2

	OUADACTEDIOTION	0)/44501	TEST METHOD	TEST	TEST CONDITIONS	LIMITS		LINUT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. V _{CC} = 5.0V Note 1	-	-	-
2	Input Current High Level 1 SER/Q15	l _{IH1}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pin 6)	-	40	μА
3 to 22	Input Current High Level 2 Other Inputs	I _{IH2}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 2.7V (Pins 1-2-3-5-7-8-9-10-11- 13-14-15-16-17-18-19-20- 21-22-23)	-	20	μΑ
23	Input Current High Level 3 SER/Q15 (Max. Input Voltage)	I _{IH3}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 5.5V (Pin 6)	-	100	μА
24 to 43	Input Current High Level 4 Other Inputs (Max. Input Voltage)	l _{iH4}	3010	4(a)	V _{CC} = 5.5V, V _{IN} = 7.0V (Pins 1-2-3-5-7-8-9-10-11- 13-14-15-16-17-18-19-20- 21-22-23)	-	100	μΑ
44	Off-State Output Current, High Level Output	l _{OZH}	3007	4(h)	V_{CC} = 5.5V, V_{IL} = 0.7V, V_{IH} = 2.0V, V_{OUT} = 2.7V (Pin 6)	-	40	μΑ
45	Off-State Output Current, Low Level Output	l _{OZL}	3007	4(h)	V _{CC} = 5.5V, V _{IL} = 0.7V, V _{IH} = 2.0V, V _{OUT} = 0.4V (Pin 6)	-	- 400	μΑ
46 to 65	Input Clamp Voltage	V _{IC}	3009	4(b)	V _{IN} = 4.5V, I _{IN} = - 18mA Note 2 (Pins 1-2-3-5-7-8-9-10-11- 13-14-15-16-17-18-19-20- 21-22-23)	-	– 1.5	V
66 to 85	Input Current Low Level	l₁∟	3009	4(c)	V _{CC} = 5.5V, V _{IN} = 0.4V (Pins 1-2-3-5-7-8-9-10-11- 13-14-15-16-17-18-19-20- 21-22-23)	-	- 0.4	mA
86	Output Voltage Low Level	V _{OL}	3007	4(d)	V_{CC} = 4.5V, V_{IL} = 0.7V, V_{IH} = 2.0V, I_{OL} = 12mA (Pin 6)	-	0.4	V



PAGE 22

ISSUE 2

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) °C AND -55(+5-0) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIMITS		UNIT
NO. CHARACTERISTICS		STWIDGE	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	
87	Output Voltage High Level	V _{OH}	3006	4(e)	$V_{CC} = 4.5V$, $V_{IL} = 0.7V$, $V_{IH} = 2.0V$, $I_{OH} = -1.0$ mA (Pin 6)	2.4	-	V
88	Short Circuit Output Current	los	3011	4(f)	V _{CC} = 5.5V Note 3 (Pin 6)	- 30	- 130	mA
89	Supply Current	lcc	3005	4(g)	V _{CC} = 5.5V (Pin 24)	-	40	mA




PAGE 23

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - HIGH LEVEL INPUT CURRENT

FIGURE 4(b) - INPUT CLAMP VOLTAGE




NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.


FIGURE 4(c) - LOW LEVEL INPUT CURRENT



NOTES

1. Each input to be tested separately.

FIGURE 4(d) - LOW LEVEL OUTPUT VOLTAGE



NOTES

1. Test per Truth Table.




PAGE 24

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - SHORT CIRCUIT OUTPUT CURRENT



NOTES


1. Test per Truth Table.

NOTES

1. Test per Truth Table.

FIGURE 4(g) - SUPPLY CURRENT

FIGURE 4(h) - OFF-STATE OUTPUT CURRENT



NOTES

1. All inputs at ground.

NOTES


1. Test per Truth Table.

PAGE 25


ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - DYNAMIC TEST AND SWITCHING WAVEFORMS



VOLTAGE WAVEFORMS



NOTES

- 1. The generator has the following characteristics: $V_{GEN} = 3.0 \pm 0.2V$, $t_r \le 6.0$ ns, $t_f \le 15$ ns, $t_p = 0.5 \mu$ s, PRR = 1.0MHz, $Z_{OUT} = 50\Omega$.
- 2. All diodes are 1N916 or 1N3064.
- 3. $C_L = 5.0$ or $45pF \pm 15\%$ including scope probe, wiring and stray capacitance without package in test fixture.
- 4. $R_L = 667\Omega \pm 5\%$.



PAGE 26

ISSUE 2

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2	Input Current High Level 1	l _{IH1}	As per Table 2	As per Table 2	± 0.5 or (1) ± 20	μA %
66 to 85	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	± 18	μА
86	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 60	mV
87	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 240	mV

NOTES

1. Whichever is greater, referred to the initial value.

TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 – 5)	°C
2	Power Supply Voltage	V _{CC}	+5(+0.5-0)	V
3	Pulse Voltage	V _{GEN}	0.5 max. to 3.0 min.	V
4	Frequency	f	100 (Note 1)	Hz
5	Fan-out	-	10	-
6	Rise Time	t _r	50 max.	μs
7	Fall Time	t _f	50 max.	μs
8	Duty Cycle	-	20 min.	%


NOTES

1. Tolerance ± 10%.

PAGE 27

ISSUE 2

FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES

1. $R = 1.2k\Omega$.



PAGE 28

ISSUE 2

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be T_{amb} = +150(+0-5) °C.



PAGE 29

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHAN	UNIT	
NO.	CHARACTERISTICS	STIVIBOL	TEST METHOD	CONDITIONS	(Δ)	ABSOLUTE	UNIT
2	Input Current High Level 1	l _{IH1}	As per Table 2	As per Table 2	± 1.0	-	μΑ
23	Input Current High Level 3	Інз	As per Table 2	As per Table 2	-	100	μА
66 to 85	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	± 12	-	μА
86	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	± 60	-	mV
87	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	± 240	-	mV
89	Supply Current	lcc	As per Table 2	As per Table 2	±20	~	%



PAGE 30

ISSUE 2

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.1	Scanning Electron Microscope (SEM) Inspection may be performed using TIF document TIF 3.61.610.001.
Para. 4.2.2	Prior to Die Shear Test TIF may perform a Radiographic Inspection on the randomly chosen samples to be subjected to this test, using TIF document TIF 50.42-3002.
Para. 4.2.3	Radiographic Inspection may be performed using TIF document TIF 50.42-3002.