INTEGRATED CIRCUITS, SILICON MONOLITHIC,
CMOS SILICON GATE, STATIC, 16K (16348 x 1 BIT)
ASYNCHRONOUS RANDOM ACCESS MEMORY
WITH 3-STATE OUTPUTS,
BASED ON TYPES HM65262 AND HM65262B
ESA/SCC Detail Specification No. 9301/018

space components
coordination group

<table>
<thead>
<tr>
<th>Issue/Rev.</th>
<th>Date</th>
<th>Approved by</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>SCCG Chairman</td>
</tr>
<tr>
<td>Issue 1</td>
<td>March 1992</td>
<td></td>
</tr>
<tr>
<td>Revision 'A'</td>
<td>July 1993</td>
<td></td>
</tr>
</tbody>
</table>
# DOCUMENTATION CHANGE NOTICE

<table>
<thead>
<tr>
<th>Rev. Letter</th>
<th>Rev. Date</th>
<th>Reference</th>
<th>CHANGE Item</th>
<th>Approved DCR No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>'A'</td>
<td>July '93</td>
<td>P1</td>
<td>Cover Page</td>
<td>None</td>
</tr>
<tr>
<td></td>
<td></td>
<td>P2</td>
<td>DCN</td>
<td>None</td>
</tr>
<tr>
<td></td>
<td></td>
<td>P15</td>
<td>Para. 4.2.2</td>
<td>Text transferred to Para. 4.2.3 and &quot;None&quot; added</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Para. 4.2.3</td>
<td>Text transferred to Para. 4.2.4</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Para. 4.2.4</td>
<td>Text transferred to Para. 4.2.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Para. 4.2.5</td>
<td>Text transferred from Para. 4.2.4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>P18</td>
<td>Table 2</td>
<td>Nos. 16 to 32 and Nos. 33 to 49, minimum limit amended</td>
</tr>
<tr>
<td></td>
<td></td>
<td>P19</td>
<td>Table 2</td>
<td>No. 86 and No. 87, minimum limit amended</td>
</tr>
<tr>
<td></td>
<td></td>
<td>P25</td>
<td>Table 3</td>
<td>Nos. 16 to 32 and Nos. 33 to 49, minimum limit amended</td>
</tr>
<tr>
<td></td>
<td></td>
<td>P26</td>
<td>Table 3</td>
<td>No. 86 and No. 87, minimum limit amended</td>
</tr>
<tr>
<td></td>
<td></td>
<td>P36</td>
<td>Table 6</td>
<td>Nos. 16 to 32, Nos. 33 to 49, No. 86 and No. 87, minimum limit amended</td>
</tr>
<tr>
<td></td>
<td></td>
<td>P39</td>
<td>Table 7</td>
<td>Nos. 16 to 32, Nos. 33 to 49, No. 86 and No. 87, minimum limit amended</td>
</tr>
</tbody>
</table>
# TABLE OF CONTENTS

## 1. GENERAL

1.1 Scope 5  
1.2 Component Type Variants 5  
1.3 Maximum Ratings 5  
1.4 Parameter Derating Information 5  
1.5 Physical Dimensions 5  
1.6 Pin Assignment 5  
1.7 Truth Table 5  
1.8 Circuit Schematic 5  
1.9 Functional Diagram 5  
1.10 Handling Precautions 5  
1.11 Input Protection Network 5  

## 2. APPLICABLE DOCUMENTS 14

## 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 14

## 4. REQUIREMENTS 14

4.1 General 14  
4.2 Deviations from Generic Specification 15  
4.2.1 Deviations from Special In-process Controls 15  
4.2.2 Deviations from Final Production Tests 15  
4.2.3 Deviations from Burn-in Tests 15  
4.2.4 Deviations from Qualification Tests 15  
4.2.5 Deviations from Lot Acceptance Tests 15  
4.3 Mechanical Requirements 15  
4.3.1 Dimension Check 15  
4.3.2 Weight 15  
4.4 Materials and Finishes 15  
4.4.1 Case 15  
4.4.2 Lead Material and Finish 15  
4.5 Marking 16  
4.5.1 General 16  
4.5.2 Lead Identification 16  
4.5.3 The SCC Component Number 16  
4.5.4 Traceability Information 16  
4.6 Electrical Measurements 16  
4.6.1 Electrical Measurements at Room Temperature 16  
4.6.2 Electrical Measurements at High and Low Temperatures 16  
4.6.3 Circuits for Electrical Measurements 16  
4.7 Burn-in Tests 17  
4.7.1 Parameter Drift Values 17  
4.7.2 Conditions for Power Burn-in 17  
4.7.3 Electrical Circuits for Power Burn-in 17  
4.8 Environmental and Endurance Tests 35  
4.8.1 Electrical Measurements on Completion of Environmental Tests 35  
4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests 35  
4.8.3 Electrical Measurements on Completion of Endurance Tests 35  
4.8.4 Conditions for Operating Life Tests 35  
4.8.5 Electrical Circuits for Operating Life Tests 35  
4.8.6 Conditions for High Temperature Storage Test 35
4.9  Total Dose Irradiation Testing
4.9.1 Application
4.9.2 Bias Conditions
4.9.3 Electrical Measurements

<table>
<thead>
<tr>
<th>TABLES</th>
</tr>
</thead>
<tbody>
<tr>
<td>1(a)</td>
</tr>
<tr>
<td>1(b)</td>
</tr>
<tr>
<td>2</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>3</td>
</tr>
<tr>
<td>4</td>
</tr>
<tr>
<td>5</td>
</tr>
<tr>
<td>6</td>
</tr>
<tr>
<td>7</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FIGURES</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
</tr>
<tr>
<td>2</td>
</tr>
<tr>
<td>3(a)</td>
</tr>
<tr>
<td>3(b)</td>
</tr>
<tr>
<td>3(c)</td>
</tr>
<tr>
<td>3(d)</td>
</tr>
<tr>
<td>3(e)</td>
</tr>
<tr>
<td>4</td>
</tr>
<tr>
<td>5</td>
</tr>
<tr>
<td>6</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>APPENDICES (Applicable to specific Manufacturers only)</th>
</tr>
</thead>
<tbody>
<tr>
<td>'A'</td>
</tr>
</tbody>
</table>

Page 36
Page 35
Page 35
Page 35

Page 6
Page 6
Page 18
Page 21
Page 25
Page 32
Page 33
Page 36
Page 39

Page N/A
Page 7
Page 10
Page 11
Page 13
Page 13
Page 13
Page 28
Page 34
Page 38

Page 40
1. GENERAL

1.1 SCOPE
This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, CMOS Silicon Gate, Static, 16K (16348 x 1 BIT) Asynchronous Random Access Memory with 3-State Outputs, based on Types HM65262 and HM65262B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS
Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS
The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)
Not applicable.

1.5 PHYSICAL DIMENSIONS
As per Figure 2.

1.6 PIN ASSIGNMENT
As per Figure 3(a).

1.7 TRUTH TABLE
As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC
As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM
As per Figure 3(d).

1.10 HANDLING PRECAUTIONS
These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 1 with a Minimum Critical Path Failure Voltage of 500 Volts.

1.11 INPUT PROTECTION NETWORK
Double diode protection shall be incorporated into each input as shown in Figure 3(e).
### TABLE 1(a) - TYPE VARIANTS

<table>
<thead>
<tr>
<th>VARIANT</th>
<th>BASED ON TYPE</th>
<th>CASE</th>
<th>FIGURE</th>
<th>LEAD MATERIAL AND/OR FINISH</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>HM65262</td>
<td>DIL</td>
<td>2(a)</td>
<td>D2</td>
</tr>
<tr>
<td>02</td>
<td>HM65262</td>
<td>CCP</td>
<td>2(b)</td>
<td>2</td>
</tr>
<tr>
<td>03</td>
<td>HM65262B</td>
<td>DIL</td>
<td>2(a)</td>
<td>D2</td>
</tr>
<tr>
<td>04</td>
<td>HM65262B</td>
<td>CCP</td>
<td>2(b)</td>
<td>2</td>
</tr>
</tbody>
</table>

### TABLE 1(b) - MAXIMUM RATINGS

<table>
<thead>
<tr>
<th>NO.</th>
<th>CHARACTERISTICS</th>
<th>SYMBOL</th>
<th>MAXIMUM RATINGS</th>
<th>UNITS</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Supply Voltage</td>
<td>$V_{DD}$</td>
<td>$-0.3 \text{ to } +7.0$</td>
<td>V</td>
<td>Note 1</td>
</tr>
<tr>
<td>2</td>
<td>Input Voltage</td>
<td>$V_{IN}$</td>
<td>$-0.3 \text{ to } V_{DD} +0.3$</td>
<td>V</td>
<td>Note 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Power On</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>D.C. Input Current</td>
<td>± $I_{IN}$</td>
<td>1.0</td>
<td>mA</td>
<td>Note 3</td>
</tr>
<tr>
<td>4</td>
<td>Output Current</td>
<td>± $I_{OUT}$</td>
<td>100</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>Device Dissipation</td>
<td>$P_{D}$</td>
<td>440</td>
<td>mW</td>
<td>Per Package</td>
</tr>
<tr>
<td></td>
<td>(Continuous)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>Operating Temperature</td>
<td>$T_{OP}$</td>
<td>$-55 \text{ to } +125$</td>
<td>°C</td>
<td>$T_{amb}$</td>
</tr>
<tr>
<td>7</td>
<td>Storage Temperature</td>
<td>$T_{STG}$</td>
<td>$-65 \text{ to } +165$</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>Soldering Temperature</td>
<td>$T_{SOL}$</td>
<td>$+300$</td>
<td>°C</td>
<td>Note 4</td>
</tr>
<tr>
<td></td>
<td>For DIP</td>
<td></td>
<td>$+245$</td>
<td></td>
<td>Note 5</td>
</tr>
<tr>
<td>9</td>
<td>Thermal Resistance</td>
<td>$R_{TH(J-A)}$</td>
<td>65</td>
<td>°C/W</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Variants 01 and 03</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Variants 02 and 04</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>Junction Temperature</td>
<td>$T_{J}$</td>
<td>165</td>
<td>°C</td>
<td></td>
</tr>
</tbody>
</table>

### NOTES
1. Device is functional from $+4.5V$ to $+5.5V$ with reference to Ground.
2. $V_{DD} +0.3V$ should not exceed $+7.0V$.
3. The maximum output current of any single output.
4. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
5. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

### FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable
FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - DUAL-IN-LINE PACKAGE, 20 PIN

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MILLIMETERS</th>
<th>NOTES</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>MIN.</td>
<td>MAX.</td>
</tr>
<tr>
<td>A</td>
<td>2.82</td>
<td>3.94</td>
</tr>
<tr>
<td>A1</td>
<td>0.63</td>
<td>1.14</td>
</tr>
<tr>
<td>A2</td>
<td>2.06</td>
<td>2.51</td>
</tr>
<tr>
<td>B</td>
<td>0.38</td>
<td>0.53</td>
</tr>
<tr>
<td>B1</td>
<td>1.22</td>
<td>1.32</td>
</tr>
<tr>
<td>c</td>
<td>0.20</td>
<td>0.30</td>
</tr>
<tr>
<td>D</td>
<td>25.14</td>
<td>25.65</td>
</tr>
<tr>
<td>E</td>
<td>7.37</td>
<td>8.25</td>
</tr>
<tr>
<td>E1</td>
<td>7.49</td>
<td>TYPICAL</td>
</tr>
<tr>
<td>e</td>
<td>7.62</td>
<td>TYPICAL</td>
</tr>
<tr>
<td>e1</td>
<td>2.54</td>
<td>TYPICAL</td>
</tr>
<tr>
<td>J</td>
<td>5.71</td>
<td>TYPICAL</td>
</tr>
<tr>
<td>J1</td>
<td>0.89</td>
<td>TYPICAL</td>
</tr>
<tr>
<td>K</td>
<td>11.68</td>
<td>TYPICAL</td>
</tr>
<tr>
<td>K1</td>
<td>6.86</td>
<td>TYPICAL</td>
</tr>
<tr>
<td>L</td>
<td>3.18</td>
<td>4.44</td>
</tr>
<tr>
<td>S</td>
<td>2.41</td>
<td>2.67</td>
</tr>
</tbody>
</table>

NOTES: See Page 9.
FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - CHIP CARRIER, 20-TERMINAL

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MILLIMETRES</th>
<th>NOTES</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>1.37</td>
<td>1.68</td>
</tr>
<tr>
<td>A1</td>
<td>1.62</td>
<td>1.98</td>
</tr>
<tr>
<td>B</td>
<td>0.53</td>
<td>0.76</td>
</tr>
<tr>
<td>C</td>
<td>1.02</td>
<td>1.27</td>
</tr>
<tr>
<td>C1</td>
<td>2.22</td>
<td>TYPICAL</td>
</tr>
<tr>
<td>D</td>
<td>10.64</td>
<td>10.94</td>
</tr>
<tr>
<td>D1</td>
<td>10.29</td>
<td>TYPICAL</td>
</tr>
<tr>
<td>d, d1</td>
<td>1.27</td>
<td>TYPICAL</td>
</tr>
<tr>
<td>d2</td>
<td>9.65</td>
<td>TYPICAL</td>
</tr>
<tr>
<td>E</td>
<td>7.21</td>
<td>7.52</td>
</tr>
<tr>
<td>E1</td>
<td>6.73</td>
<td>TYPICAL</td>
</tr>
<tr>
<td>e, e1</td>
<td>1.27</td>
<td>TYPICAL</td>
</tr>
<tr>
<td>e2</td>
<td>6.22</td>
<td>TYPICAL</td>
</tr>
<tr>
<td>f, g</td>
<td>-</td>
<td>0.76</td>
</tr>
<tr>
<td>h, h1</td>
<td>0.51</td>
<td>TYPICAL</td>
</tr>
<tr>
<td>j, j1</td>
<td>0.25</td>
<td>TYPICAL</td>
</tr>
</tbody>
</table>

NOTES: See Page 9.
FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(b) INCLUSIVE

1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(b).

2. Not applicable.

3. The dimension shall be measured from the seating plane to the base plane.

4. The dimension allows for off-centre lids, meniscus and glass overrun.

5. The true position pin or terminal spacing is 1.27mm between centres. Each pin or terminal centreline shall be located within 0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.

6. The true position pin spacing is 2.54mm between centres. Each pin centreline shall be located within 0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.

7. Applies to all 4 corners.

8. All leads or terminals.

9. 18 spaces for dual-in-line packages.
   16 spaces for chip carrier packages.

10. 3 non-index corners - 6 dimensions.

11. Index corner only - 2 dimensions.
FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE PACKAGE

CHIP CARRIER PACKAGE

NOTES
1. AO to A13 = Address Inputs
2. DIN = Data Inputs
3. W = Write Enable
4. CS = Chip Select
5. DOUT = Data Output
### FIGURE 3(b) - TRUTH TABLE

<table>
<thead>
<tr>
<th>( \overline{CS} )</th>
<th>( \overline{W} )</th>
<th>( D_{IN} )</th>
<th>( D_{OUT} )</th>
<th>MODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>H</td>
<td>X</td>
<td>Z</td>
<td>Z</td>
<td>Deselect</td>
</tr>
<tr>
<td>L</td>
<td>X</td>
<td>Z</td>
<td>Z</td>
<td>Deselect</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>Z</td>
<td>Valid</td>
<td>Read</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>Valid</td>
<td>Z</td>
<td>Write</td>
</tr>
</tbody>
</table>

**NOTES 1.** Logic Level Definitions, \( L \) = Low Level, \( H \) = High Level, \( Z \) = High Impedance, \( X \) = Irrelevant.

### TIMING WAVEFORMS

#### READ CYCLE 1

**NOTES 1.** \( \overline{W} \) is High throughout Read Cycle

#### READ CYCLE 2

**NOTES 1.** \( \overline{W} \) is High throughout Read Cycle
WRITE CYCLE 1 (W CONTROLLED)

NOTES
1. The internal write time of the memory is defined by the overlap of \( \overline{CS} \) Low and \( \overline{W} \) Low. Both signals must be Low to initiate a write and either signal can terminate a write by going High. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

WRITE CYCLE 2 (CS CONTROLLED)

NOTES
1. The internal write time of the memory is defined by the overlap of \( \overline{CS} \) Low and \( \overline{W} \) Low. Both signals must be Low to initiate a write and either signal can terminate a write by going High. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable

FIGURE 3(d) - FUNCTIONAL DIAGRAM

FIGURE 3(e) - INPUT PROTECTION NETWORK
2. **APPLICABLE DOCUMENTS**

The following documents form part of this specification and shall be read in conjunction with it:-

(a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.

(b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. **TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS**

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

\[ \begin{align*}
V_{IC} & = \text{Input Clamp Voltage.} \\
I_{OZL} & = \text{Output Leakage Current Third State (Low Level Applied)} \\
I_{OZH} & = \text{Output Leakage Current Third State (High Level Applied)} \\
C_{IN} & = \text{Input Capacitance.} \\
C_{OUT} & = \text{Output Capacitance} \\
TAVA & = \text{Cycle Time.} \\
TAVQ & = \text{Address Access Time} \\
TELQ & = \text{CS Access Time.} \\
TELQX & = \text{CS Low Output Enable Time.} \\
TGLQ & = \text{Output Enable Access Time.} \\
TEHQ & = \text{CS High Output Disable Time.} \\
TAVQX & = \text{Output Change from Address Change.} \\
TELW & = \text{CS Low to End of Write.} \\
TAVW & = \text{Address Set-up Time.} \\
TTLH & = \text{W Low Pulse Width.} \\
TWHX & = \text{Address Hold from Write End.} \\
TLWQ & = \text{W Low Output Disable Time.} \\
TDW & = \text{Data Set-up Time.} \\
TWDH & = \text{Data Hold Time.} \\
TWQ & = \text{W High Output Enable Time} \\
TAVW & = \text{Address Valid to Write End.} \\
\tau_{r} & = \text{Recovery Time from Data Retention.}
\end{align*} \]

4. **REQUIREMENTS**

4.1 **GENERAL**

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.
4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

(a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.

(b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

4.2.2 Deviations from Final Production Tests (Chart II)
None.

4.2.3 Deviations from Burn-in Tests (Chart III)

(a) Para. 7.1.1(a), "High Temperature Reverse Bias" tests and subsequent electrical measurements related to this test shall be omitted.

4.2.4 Deviations from Qualification Tests (Chart IV)

(a) The electrical measurements specified at the end of Subgroup I and II tests shall be carried out as stated in Table 2 of this specification.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

(a) The electrical measurements referenced 9.9.4 shall be performed as stated in Table 2 of this specification.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check
The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight
The maximum weight of the integrated circuits specified herein shall be 2.0 grammes for the dual-in-line package and 0.5 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES
The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case
The case shall be hermetically sealed and have a ceramic body and the lids shall be brazed or preform-soldered.

4.4.2 Lead Material and Finish
For dual-in-line packages, the material shall be Type 'D' with Type '2' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).
4.5 MARKING

4.5.1 General
The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

(a) Lead Identification.
(b) The SCC Component Number.
(c) Traceability Information.

4.5.2 Lead Identification
For dual-in-line packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(b).

4.5.3 The SCC Component Number
Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

930101801BF

Detail Specification Number
Type Variant (see Table 1(a))
Testing Level (B or C, as applicable)
Total Dose Irradiation Level (if applicable)

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.5.4 Traceability Information
Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature
The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at \( T_{\text{amb}} = +22 \pm 3 \) °C.

4.6.2 Electrical Measurements at High and Low Temperatures
The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at \( T_{\text{amb}} = +125(\pm 0-5) \) °C and \(-55(\pm 5-0) \) °C respectively.

4.6.3 Circuits for Electrical Measurements
Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.
4.7  BURN-IN TESTS

4.7.1  Parameter Drift Values

The parameter drift values applicable to Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{\text{amb}} = +22 \pm 3 ^\circ \text{C}$. The parameter drift values ($\Delta$), applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2  Conditions for Power Burn-in

The requirements for Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for Power Burn-in shall be as specified in Table 5 of this specification.

4.7.3  Electrical Circuits for Power Burn-in

Circuits for use in performing the Power Burn-in tests are shown in Figure 5 of this specification.
## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

<table>
<thead>
<tr>
<th>NO.</th>
<th>CHARACTERISTICS</th>
<th>SYMBOL</th>
<th>TEST METHOD</th>
<th>TEST FIG.</th>
<th>TEST CONDITIONS (PINS UNDER TEST)</th>
<th>LIMITS</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 to 6</td>
<td>Functional Test 1 (Nominal Inputs)</td>
<td>-</td>
<td>3014</td>
<td>3(b)</td>
<td>Verify Truth Table. For Input Conditions and Test Patterns, see Note 1</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>7</td>
<td>Functional Test 2 (Worst Case Inputs)</td>
<td>-</td>
<td>3014</td>
<td>3(b)</td>
<td>Verify Truth Table. For Input Conditions and Test Patterns, see Note 1</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>8 to 15</td>
<td>Functional Test 3 (Worst Case Outputs)</td>
<td>-</td>
<td>3014</td>
<td>3(b)</td>
<td>Verify Truth Table. For Input Conditions and Test Patterns, see Note 1</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>16 to 32</td>
<td>Input Current Low Level</td>
<td>$i_L$</td>
<td>3009</td>
<td>4(a)</td>
<td>$V_{IN}$ (Under Test) = 0V $V_{IN}$ (Remaining Inputs) = 5.5V $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 1-2-3-4-5-6-7-9-11-12-13-14-15-16-17-18-19) $-1.0$ +1.0 µA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>33 to 49</td>
<td>Input Current High Level</td>
<td>$i_H$</td>
<td>3010</td>
<td>4(b)</td>
<td>$V_{IN}$ (Under Test) = 5.5V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 1-2-3-4-5-6-7-9-11-12-13-14-15-16-17-18-19) $-1.0$ +1.0 µA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>50</td>
<td>Output Voltage Low Level</td>
<td>$V_{OL}$</td>
<td>3007</td>
<td>4(c)</td>
<td>$V_{IL} = 0V, V_{IH} = 3.0V$ $i_{OL} = 8.0mA, V_{IN(W)} = 4.5V$ $V_{IN(\overline{W})} = 0V, V_{DD} = 4.5V, V_{SS} = 0V$ Note 2 (Pin 8) $-0.4$ V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>51</td>
<td>Output Voltage High Level</td>
<td>$V_{OH}$</td>
<td>3006</td>
<td>4(d)</td>
<td>$V_{IL} = 0V, V_{IH} = 3.0V$ $i_{OH} = -4.0mA, V_{IN(W)} = 4.5V$ $V_{IN(\overline{W})} = 0V, V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 (Pin 8) $2.4$ - V</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:** See Page 23.
<table>
<thead>
<tr>
<th>NO.</th>
<th>CHARACTERISTICS</th>
<th>SYMBOL</th>
<th>TEST METHOD</th>
<th>TEST FIG.</th>
<th>TEST CONDITIONS (PINS UNDER TEST)</th>
<th>LIMITS</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>52  to 68</td>
<td>Input Clamp Voltage (to (V_{SS}))</td>
<td>(V_{IC1})</td>
<td>-</td>
<td>4(e)</td>
<td>(I_{IN} \text{ (Under Test)} = -100\mu A) (V_{DD} = \text{Open}, V_{SS} = 0V) (\text{All Other Pins Open (Pins 1-2-3-4-5-6-7-9-11-12-13-14-15-16-17-18-19)})</td>
<td>-0.2</td>
<td>-2.0</td>
</tr>
<tr>
<td>69  to 85</td>
<td>Input Clamp Voltage (to (V_{DD}))</td>
<td>(V_{IC2})</td>
<td>-</td>
<td>4(e)</td>
<td>(I_{IN} \text{ (Under Test)} = 100\mu A) (V_{DD} = 0V, V_{SS} = \text{Open}) (\text{All Other Pins Open (Pins 1-2-3-4-5-6-7-9-11-12-13-14-15-16-17-18-19)})</td>
<td>0.2</td>
<td>2.0</td>
</tr>
<tr>
<td>86</td>
<td>Output Leakage Current Third State (Low Level Applied)</td>
<td>(I_{OZL})</td>
<td>-</td>
<td>4(f)</td>
<td>(V_{IN(CS)\text{(W)}} = 0V) (V_{OUT} = 0V) (V_{DD} = 5.5V, V_{SS} = 0V) (\text{(Pin 8)})</td>
<td>-1.0</td>
<td>1.0</td>
</tr>
<tr>
<td>87</td>
<td>Output Leakage Current Third State (High Level Applied)</td>
<td>(I_{OZH})</td>
<td>-</td>
<td>4(f)</td>
<td>(V_{IN(CS)\text{(W)}} = 0V) (V_{OUT} = 5.0V) (V_{DD} = 5.5V, V_{SS} = 0V) (\text{(Pin 8)})</td>
<td>-1.0</td>
<td>1.0</td>
</tr>
<tr>
<td>88</td>
<td>Supply Current (Operating)</td>
<td>(I_{DDop})</td>
<td>3005</td>
<td>4(g)</td>
<td>(V_{IN(CS)} = 0.8V) (V_{IN} \text{ (Remaining Inputs)} = 0V \text{ to } 3.0V) (f = 2.5MHz) (\text{Pattern: ICCACT}) (I_{OUT} = 0mA) (V_{DD} = 5.5V, V_{SS} = 0V) (\text{(Pin 20)})</td>
<td>-</td>
<td>57.5</td>
</tr>
<tr>
<td>89</td>
<td>Supply Current (Enabled)</td>
<td>(I_{DDE})</td>
<td>3005</td>
<td>4(g)</td>
<td>(V_{IN(CS)} = 0.8V) (V_{IN} \text{ (Remaining Inputs)} = 0.8V) (I_{OUT} = 0mA) (\text{(Pin 20)})</td>
<td>-</td>
<td>50</td>
</tr>
<tr>
<td>90</td>
<td>Supply Current (Standby 1)</td>
<td>(I_{DDSB1})</td>
<td>3005</td>
<td>4(g)</td>
<td>(V_{IN(CS)} = 2.2V) (V_{IN} \text{ (Remaining Inputs)} = 0.8V) (I_{OUT} = 0mA) (V_{DD} = 5.5V, V_{SS} = 0V) (\text{(Pin 20)})</td>
<td>-</td>
<td>5.0</td>
</tr>
</tbody>
</table>

**NOTES:** See Page 23.
### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONTINUED)

<table>
<thead>
<tr>
<th>NO.</th>
<th>CHARACTERISTICS</th>
<th>SYMBOL</th>
<th>TEST METHOD MIL-STD 883</th>
<th>TEST FIG.</th>
<th>TEST CONDITIONS (PINS UNDER TEST)</th>
<th>LIMITS</th>
<th>UNIT</th>
</tr>
</thead>
</table>
| 91  | Supply Current                   | I_{DSS2} | 3005                    | 4(g)      | $V_{IN(CS)} = V_{DD} - 0.3V$  
$V_{IN} =$ Remaining Inputs  
$= V_{DD} - 0.3V$ to $-0.3V$  
$I_{OUT} = 0mA$  
$V_{DD} = 5.5V, V_{SS} = 0V$  
Note 4  
(Pin 20) | - | 50 | μA |
| 95  | Data Retention Current           | I_{DDDR} | 3005                    | 4(h)      | $V_{IL} = 0V, V_{IH} = 2.0V$  
$V_{IN(CS)} = 2.0V$  
$V_{DD} = 2.0V, V_{SS} = 0V$  
Note 4  
(Pin 20) | - | 20 | μA |
| 96  | Data Retention                   | DR     | -                       | -         | $V_{IL} = 0V, V_{IH} = 3.0V$  
$V_{IN(CS)} = 4.5V$  
$V_{DD} = 4.5V, V_{SS} = 0V$  
Note 5  
(Pin 8) | - | - | - |

**NOTES:** See Page 23.
### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

<table>
<thead>
<tr>
<th>NO.</th>
<th>CHARACTERISTICS</th>
<th>SYMBOL</th>
<th>TEST METHOD MIL-STD 883</th>
<th>TEST FIG.</th>
<th>TEST CONDITIONS (PINS UNDER TEST)</th>
<th>LIMITS</th>
<th>UNIT</th>
</tr>
</thead>
</table>
| 98  | Input Capacitance       | C\textsubscript{IN} | 3012 | 4(i) | \( V_{IN} \) (Not Under Test) = 0V  \
|     |                          |        |                         |           | \( V_{DD} = V_{SS} = 0V \)  \
|     |                          |        |                         |           | Note 6  \
|     |                          |        |                         |           | (Pins 1-2-3-4-5-6-7-9-11-12-13-14-15-16-17-18-19)  \
|     |                          |        |                         |           | - | 5.0 | pF |
| 115 | Output Capacitance      | C\textsubscript{OUT} | 3012 | 4(j) | \( V_{IN} \) (Not Under Test) = 0V  \
|     |                          |        |                         |           | \( V_{DD} = V_{SS} = 0V \)  \
|     |                          |        |                         |           | Note 6  \
|     |                          |        |                         |           | (Pin 8)  \
|     |                          |        |                         |           | - | 7.0 | pF |
| 116 | Functional Test 4       |        | 3014 | 3(b) | Verify Truth Table.  \
|     |                          |        |                         |           | For Input and Output Conditions, see Notes 7 and 8  \
|     |                          |        |                         |           | \( V_{DD} = 4.5V \) and 5.5V  \
|     |                          |        |                         |           | \( V_{SS} = 0V \)  \
|     |                          |        |                         |           | - | - |  |
| 122 | Access Time (Address)   | TAVQV  |        | 4(k) | \( V_{DD} = 4.5V \) and 5.5V  \
|     |                          |        |                         |           | \( V_{SS} = 0V \)  \
|     |                          |        |                         |           | Notes 7 and 9  \
|     |                          |        |                         |           | Variants 01 and 02  \
|     |                          |        |                         |           | - | 85 | ns |
|     |                          |        |                         |           | Variants 03 and 04  \
| 124 | Access Time (Chip Select)| TELQV |        | 4(k) | \( V_{DD} = 4.5V \) and 5.5V  \
|     |                          |        |                         |           | \( V_{SS} = 0V \)  \
|     |                          |        |                         |           | Notes 7 and 9  \
|     |                          |        |                         |           | Variants 01 and 02  \
|     |                          |        |                         |           | - | 85 | ns |
|     |                          |        |                         |           | Variants 03 and 04  \
| 126 | Write Pulse Width (W Low)| TWLWH |        | 4(k) | \( V_{DD} = 4.5V \) and 5.5V  \
|     |                          |        |                         |           | \( V_{SS} = 0V \)  \
|     |                          |        |                         |           | Notes 7 and 10  \
|     |                          |        |                         |           | Variants 01 and 02  \
|     |                          |        |                         |           | 65 | - | ns |
|     |                          |        |                         |           | Variants 03 and 04  \
| 128 | Data Set-up Time        | TDVWH  |        | 4(k) | \( V_{DD} = 4.5V \) and 5.5V  \
|     |                          |        |                         |           | \( V_{SS} = 0V \)  \
|     |                          |        |                         |           | Notes 7 and 10  \
|     |                          |        |                         |           | Variants 01 and 02  \
|     |                          |        |                         |           | 45 | - | ns |
|     |                          |        |                         |           | Variants 03 and 04  \
| 130 | Data Hold Time          | TWHDX  |        | 4(k) | \( V_{DD} = 4.5V \) and 5.5V  \
|     |                          |        |                         |           | \( V_{SS} = 0V \)  \
|     |                          |        |                         |           | Notes 7 and 10  \
|     |                          |        |                         |           | - | - | ns |

**NOTES:** See Page 23.
### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONTINUED)

<table>
<thead>
<tr>
<th>NO.</th>
<th>CHARACTERISTICS</th>
<th>SYMBOL</th>
<th>TEST METHOD MIL-STD 883</th>
<th>TEST FIG.</th>
<th>TEST CONDITIONS (PINS UNDER TEST)</th>
<th>LIMITS</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIN</td>
<td>MAX</td>
</tr>
<tr>
<td>132</td>
<td>Read/Write Cycle Time</td>
<td>TAVAV</td>
<td>-</td>
<td>4(k)</td>
<td>$V_{DD} = 4.5\text{V}$ and $5.5\text{V}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$V_{SS} = 0\text{V}$</td>
<td>Notes 7 and 10</td>
<td>85</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Notes 7 and 10</td>
<td>Variants 01 and 02</td>
<td>70</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Notes 7 and 10</td>
<td>Variants 03 and 04</td>
<td>5.0</td>
</tr>
<tr>
<td>134</td>
<td>Output Change from Address Cycle</td>
<td>TAVQX</td>
<td>-</td>
<td>4(k)</td>
<td>$V_{DD} = 4.5\text{V}$ and $5.5\text{V}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$V_{SS} = 0\text{V}$</td>
<td>Notes 7 and 10</td>
<td>65</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Notes 7 and 10</td>
<td>Variants 01 and 02</td>
<td>55</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Notes 7 and 10</td>
<td>Variants 03 and 04</td>
<td>5.0</td>
</tr>
<tr>
<td>136</td>
<td>CS Low to End of Write</td>
<td>TELWH</td>
<td>-</td>
<td>4(k)</td>
<td>$V_{DD} = 4.5\text{V}$ and $5.5\text{V}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$V_{SS} = 0\text{V}$</td>
<td>Notes 7 and 10</td>
<td>65</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Notes 7 and 10</td>
<td>Variants 01 and 02</td>
<td>55</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Notes 7 and 10</td>
<td>Variants 03 and 04</td>
<td>5.0</td>
</tr>
<tr>
<td>138</td>
<td>Address Set-up Time</td>
<td>TAVWL</td>
<td>-</td>
<td>4(k)</td>
<td>$V_{DD} = 4.5\text{V}$ and $5.5\text{V}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$V_{SS} = 0\text{V}$</td>
<td>Notes 7 and 10</td>
<td>65</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Notes 7 and 10</td>
<td>Variants 01 and 02</td>
<td>55</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Notes 7 and 10</td>
<td>Variants 03 and 04</td>
<td>5.0</td>
</tr>
<tr>
<td>140</td>
<td>Address Valid to End of Write</td>
<td>TAVWH</td>
<td>-</td>
<td>4(k)</td>
<td>$V_{DD} = 4.5\text{V}$ and $5.5\text{V}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$V_{SS} = 0\text{V}$</td>
<td>Notes 7 and 10</td>
<td>65</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Notes 7 and 10</td>
<td>Variants 01 and 02</td>
<td>55</td>
</tr>
<tr>
<td>142</td>
<td>Address Hold from Write End</td>
<td>TWHAX</td>
<td>-</td>
<td>4(k)</td>
<td>$V_{DD} = 4.5\text{V}$ and $5.5\text{V}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$V_{SS} = 0\text{V}$</td>
<td>Notes 7 and 10</td>
<td>65</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Notes 7 and 10</td>
<td>Variants 01 and 02</td>
<td>55</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Notes 7 and 10</td>
<td>Variants 03 and 04</td>
<td>5.0</td>
</tr>
<tr>
<td>144</td>
<td>Output Enable Time (CS Low)</td>
<td>TELQX</td>
<td>-</td>
<td>4(k)</td>
<td>$V_{DD} = 4.5\text{V}$ and $5.5\text{V}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$V_{SS} = 0\text{V}$</td>
<td>Notes 6 and 7</td>
<td>5.0</td>
</tr>
<tr>
<td>146</td>
<td>Output Disable Time (CS High)</td>
<td>TEHQZ</td>
<td>-</td>
<td>4(k)</td>
<td>$V_{DD} = 4.5\text{V}$ and $5.5\text{V}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$V_{SS} = 0\text{V}$</td>
<td>Notes 6 and 7</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Notes 6 and 7</td>
<td>Variants 01 and 02</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Notes 6 and 7</td>
<td>Variants 03 and 04</td>
<td>-</td>
</tr>
<tr>
<td>148</td>
<td>Output Disable Time (W Low)</td>
<td>TWLQZ</td>
<td>-</td>
<td>4(k)</td>
<td>$V_{DD} = 4.5\text{V}$ and $5.5\text{V}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$V_{SS} = 0\text{V}$</td>
<td>Notes 6 and 7</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Notes 6 and 7</td>
<td>Variants 01 and 02</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Notes 6 and 7</td>
<td>Variants 03 and 04</td>
<td>-</td>
</tr>
<tr>
<td>150</td>
<td>Output Enable Time (W High)</td>
<td>TWHQX</td>
<td>-</td>
<td>4(k)</td>
<td>$V_{DD} = 4.5\text{V}$ and $5.5\text{V}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$V_{SS} = 0\text{V}$</td>
<td>Notes 6 and 7</td>
<td>0</td>
</tr>
</tbody>
</table>

**NOTES:** See Page 23.
TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONTINUED)

NOTES
1. Functional test go-no-go with the following test sequences:-

**FUNCTIONAL TEST 1**

<table>
<thead>
<tr>
<th>Pattern</th>
<th>Timing</th>
<th>$V_{DD}$</th>
<th>$V_{SS}$</th>
<th>$V_{IL}$</th>
<th>$V_{IH}$</th>
<th>$I_{OL}$</th>
<th>$I_{OH}$</th>
<th>$V_{OUT}$ (COMP)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MARCH, COMARCH</td>
<td>1.0µS</td>
<td>4.5V and 5.5V</td>
<td>0V</td>
<td>0V</td>
<td>3.0V</td>
<td>0.5mA</td>
<td>-0.5mA</td>
<td>1.5V</td>
</tr>
<tr>
<td>CHECKERBOARD</td>
<td>1.0µS</td>
<td>4.5V and 5.5V</td>
<td>0V</td>
<td>0V</td>
<td>3.0V</td>
<td>0.5mA</td>
<td>-0.5mA</td>
<td>1.5V</td>
</tr>
</tbody>
</table>

**FUNCTIONAL TEST 2**

<table>
<thead>
<tr>
<th>Pattern</th>
<th>Timing</th>
<th>$V_{DD}$</th>
<th>$V_{SS}$</th>
<th>$V_{IL}$</th>
<th>$V_{IH}$</th>
<th>$I_{OL}$</th>
<th>$I_{OH}$</th>
<th>$V_{OUT}$ (COMP)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MARCH</td>
<td>1.0µS</td>
<td>5.0V</td>
<td>0V</td>
<td>-0.3V</td>
<td>5.3V</td>
<td>0.5mA</td>
<td>-0.5mA</td>
<td>1.5V</td>
</tr>
</tbody>
</table>

**FUNCTIONAL TEST 3**

<table>
<thead>
<tr>
<th>Pattern</th>
<th>Timing</th>
<th>$V_{DD}$</th>
<th>$V_{SS}$</th>
<th>$V_{IL}$</th>
<th>$V_{IH}$</th>
<th>$I_{OL}$</th>
<th>$I_{OH}$</th>
<th>$V_{OUT}$ (COMP)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MARCH</td>
<td>1.0µS</td>
<td>7.5V</td>
<td>0V</td>
<td>0V</td>
<td>7.5V</td>
<td>0.5mA</td>
<td>-0.5mA</td>
<td>1.5V</td>
</tr>
<tr>
<td>MARCH</td>
<td>1.0µS</td>
<td>4.5V</td>
<td>0V</td>
<td>0V</td>
<td>3.0V</td>
<td>0.5mA</td>
<td>-0.5mA</td>
<td>1.5V</td>
</tr>
<tr>
<td>MARCH</td>
<td>3.0µS</td>
<td>4.5V and 5.5V</td>
<td>0V</td>
<td>0.8V</td>
<td>2.2V</td>
<td>0.5mA</td>
<td>-0.5mA</td>
<td>1.5V</td>
</tr>
<tr>
<td>MARCH</td>
<td>3.0µS</td>
<td>4.5V and 5.5V</td>
<td>0V</td>
<td>0V</td>
<td>3.0V</td>
<td>4.0mA</td>
<td>-1.0mA</td>
<td>1.5V</td>
</tr>
<tr>
<td>CHIP DESELECT</td>
<td>1.0µS</td>
<td>4.5V</td>
<td>0V</td>
<td>0V</td>
<td>3.0V</td>
<td>0.5mA</td>
<td>-0.5mA</td>
<td>1.5V</td>
</tr>
<tr>
<td>LONG CHIP SELECT</td>
<td>2.5µS</td>
<td>4.5V</td>
<td>0V</td>
<td>0V</td>
<td>3.0V</td>
<td>0.5mA</td>
<td>-0.5mA</td>
<td>1.5V</td>
</tr>
</tbody>
</table>

2. Select Address Inputs to produce low level output at the pin under test in accordance with Figure 3(b).
3. Select Address Inputs to produce high level output at the pin under test in accordance with Figure 3(b).
4. Measurement is performed with the memory loaded with a background of zeros and then with a background of ones, for all inputs high and then low. Only worst case is recorded.
5. Data Retention Procedure:-
   (a) Write memory with Checkerboard pattern with Timing = 1µs at the conditions given.
   (b) Power Down to $V_{DD} = 1.6 \pm 0V$ for 250ms. (This is a test condition only. Memory retention cannot be guaranteed if $V_{DD}$ is reduced below 2.0V).
   (c) Restore to original conditions given, read Memory and compare with original pattern.
   (d) Repeat the procedure with Checkerboard pattern with timing = 1µs at the conditions given.
   (e) For Variants 01 and 02: $t_r = 85$ns, for Variants 03 and 04: $t_r = 70$ns.
### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONTINUED)

**NOTES**

6. Guaranteed but not tested. Characterised at initial design and after major process changes.

7. **Test Conditions**
   - Input Pulse Level = 0 to 3.0V
   - Input $t_r$ and $t_f$ = 5.0ns (max.)
   - Input/Output Timing Reference Level = 1.5V
   - Output Load = 1 TTL Gate equivalent + $C_L \leq 100\text{pF}$.
   - $f = 2.5\text{MHz}$

8. Tested go-no-go using March, Comarch and Walkcol patterns.


### TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

<table>
<thead>
<tr>
<th>NO.</th>
<th>CHARACTERISTICS</th>
<th>SYMBOL</th>
<th>TEST METHOD</th>
<th>TEST FIG.</th>
<th>TEST CONDITIONS (PINS UNDER TEST)</th>
<th>LIMITS MIN</th>
<th>LIMITS MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 to 6</td>
<td>Functional Test 1 (Nominal Inputs)</td>
<td></td>
<td>-</td>
<td>3014</td>
<td>(a) Verify Truth Table. For Input Conditions and Test Patterns, see Note 1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>7</td>
<td>Functional Test 2 (Worst Case Inputs)</td>
<td></td>
<td>-</td>
<td>3014</td>
<td>(a) Verify Truth Table. For Input Conditions and Test Patterns, see Note 1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>8 to 15</td>
<td>Functional Test 3 (Worst Case Outputs)</td>
<td></td>
<td>-</td>
<td>3014</td>
<td>(a) Verify Truth Table. For Input Conditions and Test Patterns, see Note 1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>16 to 32</td>
<td>Input Current Low Level</td>
<td>$I_{IL}$</td>
<td>3009</td>
<td>4(a)</td>
<td>$V_{IN}$ (Under Test) = 0V&lt;br&gt;$V_{IN}$ (Remaining Inputs) = 5.5V&lt;br&gt;$V_{DD} = 5.5V$, $V_{SS} = 0V$&lt;br&gt;(Pins 1-2-3-4-5-6-7-9-11-12-13-14-15-16-17-18-19)</td>
<td>-1.0</td>
<td>+1.0</td>
<td>μA</td>
</tr>
<tr>
<td>33 to 49</td>
<td>Input Current High Level</td>
<td>$I_{IH}$</td>
<td>3010</td>
<td>4(b)</td>
<td>$V_{IN}$ (Under Test) = 5.5V&lt;br&gt;$V_{IN}$ (Remaining Inputs) = 0V&lt;br&gt;$V_{DD} = 5.5V$, $V_{SS} = 0V$&lt;br&gt;(Pins 1-2-3-4-5-6-7-9-11-12-13-14-15-16-17-18-19)</td>
<td>-1.0</td>
<td>+1.0</td>
<td>μA</td>
</tr>
</tbody>
</table>
| 50 | Output Voltage Low Level | $V_{OL}$ | 3007      | 4(c)      | $V_{IL} = 0V$, $V_{IH} = 3.0V$
$I_{OL} = 8.0mA$, $V_{IN(W)} = 4.5V$
$V_{IN(CS)} = 0V$, $V_{DD} = 4.5V$, $V_{SS} = 0V$
(Note 2) (Pin 8) | -          | 0.4        | V |
| 51 | Output Voltage High Level | $V_{OH}$ | 3006      | 4(d)      | $V_{IL} = 0V$, $V_{IH} = 3.0V$
$I_{OH} = -4.0mA$, $V_{IN(W)} = 4.5V$
$V_{IN(CS)} = 0V$, $V_{DD} = 4.5V$, $V_{SS} = 0V$
(Note 3) (Pin 8) | 2.4        | -          | V |

**NOTES:** See Page 23.
### TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONTINUED)

<table>
<thead>
<tr>
<th>NO.</th>
<th>CHARACTERISTICS</th>
<th>SYMBOL</th>
<th>TEST METHOD</th>
<th>TEST FIG.</th>
<th>TEST CONDITIONS (PINS UNDER TEST)</th>
<th>LIMITS</th>
<th>UNIT</th>
</tr>
</thead>
</table>
| 52 to 68 | Input Clamp Voltage (to \( V_{SS} \)) | \( V_{IC1} \) | -           | 4(e)      | \( I_N \) (Under Test) = -100\( \mu \)A  
\( V_{DD} = \text{Open}, V_{SS} = 0 \)  
All Other Pins Open  
(Pins 1-2-3-4-5-6-7-9-11-12-13-14-15-16-17-18-19)                                                                                                                                     | -0.2 to -2.0  | V    |
| 69 to 85 | Input Clamp Voltage (to \( V_{DD} \)) | \( V_{IC2} \) | -           | 4(e)      | \( I_N \) (Under Test) = 100\( \mu \)A  
\( V_{DD} = 0 \), \( V_{SS} = \text{Open} \)  
All Other Pins Open  
(Pins 1-2-3-4-5-6-7-9-11-12-13-14-15-16-17-18-19)                                                                                                                                     | 0.2 to 2.0    | V    |
| 86 | Output Leakage Current Third State (Low Level Applied) | \( I_{OZL} \) | -           | 4(f)      | \( V_{IN(CS)} \) = 0V  
\( V_{OUT} = 0 \)  
\( V_{DD} = 5.5V, V_{SS} = 0 \)  
(Pin 8)                                                                                                                        | -1.0 to +1.0  | \( \mu \)A |
| 87 | Output Leakage Current Third State (High Level Applied) | \( I_{OZH} \) | -           | 4(f)      | \( V_{IN(CS)} \) = 0V  
\( V_{OUT} = 5.0V \)  
\( V_{DD} = 5.5V, V_{SS} = 0 \)  
(Pin 8)                                                                                                                        | -1.0 to +1.0  | \( \mu \)A |
| 88 | Supply Current (Operating) | \( I_{DDop} \) | 3005        | 4(g)      | \( V_{IN(CS)} = 0.8V \)  
\( V_{IN} \) (Remaining Inputs)  
= 0V to 3.0V  
f = 2.5MHz  
Pattern: ICCACT  
\( I_{OUT} = 0mA \)  
\( V_{DD} = 5.5V, V_{SS} = 0 \)  
(Pin 20)                                                                                                                        | - to 67.5    | mA   |
| 89 | Supply Current (Enabled) | \( I_{DDE} \) | 3005        | 4(g)      | \( V_{IN(CS)} = 0.8V \)  
\( V_{IN} \) (Remaining Inputs)  
= 0.8V  
\( I_{OUT} = 0mA \)  
(Pin 20)                                                                                                                        | - to 50      | mA   |
| 90 | Supply Current (Standby 1) | \( I_{DDSB1} \) | 3005        | 4(g)      | \( V_{IN(CS)} = 2.2V \)  
\( V_{IN} \) (Remaining Inputs)  
= 0.8V  
\( I_{OUT} = 0mA \)  
\( V_{DD} = 5.5V, V_{SS} = 0 \)  
(Pin 20)                                                                                                                        | - to 5.0     | mA   |

**NOTES:** See Page 23.
### TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONTINUED)

<table>
<thead>
<tr>
<th>NO.</th>
<th>CHARACTERISTICS</th>
<th>SYMBOL</th>
<th>TEST METHOD MIL-STD 883</th>
<th>TEST FIG.</th>
<th>TEST CONDITIONS (PINS UNDER TEST)</th>
<th>LIMITS</th>
<th>UNIT</th>
</tr>
</thead>
</table>
| 91  | Supply Current (Standby 2)       | İDDSБ2 | 3005                   | 4(g)      | \( V_{IN(CS)} = V_{DD} - 0.3V \)  
\( V_{IN} \) (Remaining Inputs)  
\( = V_{DD} - 0.3V \) to \( -0.3V \)  
\( I_{OUT} = 0mA \)  
\( V_{DD} = 5.5V, V_{SS} = 0V \)  
Note 4  
(Pin 20) | - | 50 | μA |
| 95  | Data Retention Current           | İDDR   | 3005                   | 4(h)      | \( V_{IL} = 0V, V_{IH} = 2.0V \)  
\( V_{IN(CS)} = 2.0V \)  
\( V_{DD} = 2.0V, V_{SS} = 0V \)  
Note 4  
(Pin 20) | - | 20 | μA |
| 96  | Data Retention                   | DR     | -                      | -         | \( V_{IL} = 0V, V_{IH} = 3.0V \)  
\( V_{IN(CS)} = 4.5V \)  
\( V_{DD} = 4.5V, V_{SS} = 0V \)  
Note 5  
(Pin 8) | - | - | - |

**NOTES:** See Page 23.
FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - INPUT CURRENT LOW LEVEL

NOTES
1. Each input to be tested separately.

FIGURE 4(b) - INPUT CURRENT HIGH LEVEL

NOTES
1. Each input to be tested separately.

FIGURE 4(c) - OUTPUT VOLTAGE LOW LEVEL

NOTES
1. $V_{\text{IN}} = V_{IL} (\text{max.})$ and/or $V_{IH} (\text{min.})$ as per Truth Table to give $V_{OL}$.
2. Each output to be tested separately.

FIGURE 4(d) - OUTPUT VOLTAGE HIGH LEVEL

NOTES
1. $V_{\text{IN}} = V_{IL} (\text{max.})$ and/or $V_{IH} (\text{min.})$ as per Truth Table to give $V_{OH}$.
2. Each output to be tested separately.
FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - INPUT CLAMP VOLTAGE

V_{DD} (OPEN OR 0V)

REMANNING
INPUTS
OPEN

OUTPUTS
OPEN

IN
V_{IN}

V_{SS} (0V OR OPEN)

FIGURE 4(f) - OUTPUT LEAKAGE CURRENT
THIRD STATE

V_{DD}

V_{OUT}

V_{SS}

IOZ

IOZH

IOZL

NOTES
1. Each input to be tested separately.

FIGURE 4(g) - SUPPLY CURRENT

V_{DD}

INPUT CONDITIONS (SEE NOTE 1)

OUTPUTS OPEN

V_{SS}

NOTES
1. As per Table 2 or 3.

FIGURE 4(h) - DATA RETENTION CURRENT

V_{DD}

INPUT CONDITIONS (SEE NOTE 1)

OUTPUTS OPEN

V_{SS}

NOTES
1. Procedure as per Note 4 to Table 2.
FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - INPUT CAPACITANCE

NOTES
1. Each input to be tested separately.
2. $f = 100\text{kHz}$ to $1\text{MHz}$.

FIGURE 4(ii) - OUTPUT CAPACITANCE

NOTES
1. $f = 100\text{kHz}$ to $1\text{MHz}$. 
FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(k) - PROPAGATION DELAY

INPUT CONDITIONS (SEE FIGURE 3(b))

OUTPUT (SEE NOTE 7 TO TABLE 2)

TIMING WAVEFORMS

READ CYCLE 1
ADDRESS

\( \overline{CS} \)

\( D_{OUT} \)

\( T_{ELQV} \)

READ CYCLE 2
ADDRESS

\( T_{AVAV} \)

\( \overline{CS} \)

\( T_{AVQV} \)

\( D_{OUT} \)
### TABLE 4 - PARAMETER DRIFT VALUES

<table>
<thead>
<tr>
<th>NO.</th>
<th>CHARACTERISTICS</th>
<th>SYMBOL</th>
<th>SPEC. AND/OR TEST METHOD</th>
<th>TEST CONDITIONS</th>
<th>CHANGE LIMITS (Δ)</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>Input Current Low Level</td>
<td>( I_{IL} )</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>± 100</td>
<td>nA</td>
</tr>
<tr>
<td>33</td>
<td>Input Current High Level</td>
<td>( I_{IH} )</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>± 100</td>
<td>nA</td>
</tr>
<tr>
<td>50</td>
<td>Output Voltage Low Level</td>
<td>( V_{OL} )</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>± 100</td>
<td>mV</td>
</tr>
<tr>
<td>51</td>
<td>Output Voltage High Level</td>
<td>( V_{OH} )</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>± 100</td>
<td>mV</td>
</tr>
<tr>
<td>90</td>
<td>Supply Current (Standby 1)</td>
<td>( I_{DDS1} )</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>± 0.5</td>
<td>mA</td>
</tr>
<tr>
<td>91</td>
<td>Supply Current (Standby 2)</td>
<td>( I_{DDS2} )</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>± 5.0</td>
<td>μA</td>
</tr>
<tr>
<td>95</td>
<td>Data Retention Current</td>
<td>( I_{DDDR} )</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>± 5.0</td>
<td>μA</td>
</tr>
</tbody>
</table>
### TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

<table>
<thead>
<tr>
<th>NO.</th>
<th>CHARACTERISTICS</th>
<th>SYMBOL</th>
<th>CONDITIONS</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Ambient Temperature</td>
<td>$T_{amb}$</td>
<td>$+125(+0-5)$</td>
<td>°C</td>
</tr>
<tr>
<td>2</td>
<td>Inputs - (Pins 1-2-3-4-5-6-7-12-13-14-15-16-17-18-19)</td>
<td>$V_{IN}$</td>
<td>$f_0$ to $f_{14}$</td>
<td>Vac</td>
</tr>
<tr>
<td>3</td>
<td>Inputs - (Pins 9-11)</td>
<td>$V_{IN}$</td>
<td>$CS, W$ (Note 3)</td>
<td>Vac</td>
</tr>
<tr>
<td>4</td>
<td>Output - (Pin 8)</td>
<td>$V_{OUT}$</td>
<td>$V_{SS}$ or $V_{DD}$</td>
<td>V</td>
</tr>
<tr>
<td>5</td>
<td>Pulse Voltage</td>
<td>$V_{GEN}$</td>
<td>0 to $V_{DD}$</td>
<td>Vac</td>
</tr>
<tr>
<td>6</td>
<td>Pulse Frequency</td>
<td>$f_0$</td>
<td>50k ± 20% 50 ± 15% Duty Cycle</td>
<td>Hz</td>
</tr>
<tr>
<td>7</td>
<td>Positive Supply Voltage (Pin 20)</td>
<td>$V_{DD}$</td>
<td>5.0(+0.5-0)</td>
<td>V</td>
</tr>
<tr>
<td>8</td>
<td>Negative Supply Voltage (Pin 10)</td>
<td>$V_{SS}$</td>
<td>0</td>
<td>V</td>
</tr>
</tbody>
</table>

### NOTES
1. Input Protection Resistor = 1.0kΩ.
2. Output Load Resistor = 1.0kΩ.
3. $fn = \frac{1}{2}(fn - 1)$.
4. Input Timing:

![Input Timing Diagram](image)

$T_1 = 0.61$ us
$T_2 = 4.24$ us
FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST

HM65262
AND
HM65262B

VDD

f14 f13 f12 f11 f10 f9 f8 f0 CS

20 19 18 17 16 15 14 13 12 11

f1 f2 f3 f4 f5 f6 f7 W
4.8 ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION No. 9000)

4.8.1 Electrical Measurements on Completion of Environmental Tests
The parameters to be measured on completion of environmental tests are scheduled in Table 2. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3 \degree C$.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests
The parameters to be measured at intermediate points during endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3 \degree C$.

4.8.3 Electrical Measurements on Completion of Endurance Tests
The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3 \degree C$.

4.8.4 Conditions for Operating Life Tests
The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests
Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test
The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4.9.1 Application
If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2 Bias Conditions
Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3 Electrical Measurements
The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.
TABLE 6 - ELECTRICAL MEASUREMENTS AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

<table>
<thead>
<tr>
<th>NO.</th>
<th>CHARACTERISTICS</th>
<th>SYMBOL</th>
<th>SPEC. AND/OR TEST METHOD</th>
<th>TEST CONDITIONS</th>
<th>LIMITS</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 to 6</td>
<td>Functional Test 1 (Nominal Inputs)</td>
<td>-</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>7</td>
<td>Functional Test 2 (Worst Case Inputs)</td>
<td>-</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>8 to 15</td>
<td>Functional Test 3 (Worst Case Outputs)</td>
<td>-</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>16 to 32</td>
<td>Input Current Low Level</td>
<td>$I_{IL}$</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>$-1.0$</td>
<td>$+1.0$</td>
</tr>
<tr>
<td>33 to 49</td>
<td>Input Current High Level</td>
<td>$I_{IH}$</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>$-1.0$</td>
<td>$+1.0$</td>
</tr>
<tr>
<td>50</td>
<td>Output Voltage Low Level</td>
<td>$V_{OL}$</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>-</td>
<td>$0.4$</td>
</tr>
<tr>
<td>51</td>
<td>Output Voltage High Level</td>
<td>$V_{OH}$</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>2.4</td>
<td>-</td>
</tr>
<tr>
<td>52 to 68</td>
<td>Input Clamp Voltage (to $V_{SS}$)</td>
<td>$V_{IC1}$</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>$-0.2$</td>
<td>$-2.0$</td>
</tr>
<tr>
<td>69 to 85</td>
<td>Input Clamp Voltage (to $V_{DD}$)</td>
<td>$V_{IC2}$</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>0.2</td>
<td>2.0</td>
</tr>
<tr>
<td>86</td>
<td>Output Leakage Current Third State (Low Level Applied)</td>
<td>$I_{OZL}$</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>$-1.0$</td>
<td>$+1.0$</td>
</tr>
<tr>
<td>87</td>
<td>Output Leakage Current Third State (High Level Applied)</td>
<td>$I_{OZH}$</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>$-1.0$</td>
<td>$+1.0$</td>
</tr>
<tr>
<td>88</td>
<td>Supply Current (Operating)</td>
<td>$I_{DDop}$</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>-</td>
<td>57.5</td>
</tr>
<tr>
<td>89</td>
<td>Supply Current (Enabled)</td>
<td>$I_{DDE}$</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>-</td>
<td>50</td>
</tr>
<tr>
<td>NO.</td>
<td>CHARACTERISTICS</td>
<td>SYMBOL</td>
<td>SPEC. AND/OR TEST METHOD</td>
<td>TEST CONDITIONS</td>
<td>LIMITS</td>
<td>UNIT</td>
</tr>
<tr>
<td>-----</td>
<td>------------------------------</td>
<td>--------</td>
<td>--------------------------</td>
<td>-----------------</td>
<td>--------</td>
<td>------</td>
</tr>
<tr>
<td>90</td>
<td>Supply Current (Standby 1)</td>
<td>$I_{DDS\text{B}1}$</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>-</td>
<td>5.0 mA</td>
</tr>
<tr>
<td>91 to 94</td>
<td>Supply Current (Standby 2)</td>
<td>$I_{DDS\text{B}2}$</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>-</td>
<td>50 μA</td>
</tr>
<tr>
<td>95</td>
<td>Data Retention Current</td>
<td>$I_{DDDR}$</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>-</td>
<td>20 μA</td>
</tr>
<tr>
<td>96 to 97</td>
<td>Data Retention</td>
<td>DR</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING

5.0 ± 0.1V

NOTES
1. Input Protection Resistor = 1.0kΩ.
## Table 7 - Electrical Measurements During and On Completion of Irradiation Testing

<table>
<thead>
<tr>
<th>No.</th>
<th>Characteristics</th>
<th>Symbol</th>
<th>Spec. and/or Test Method</th>
<th>Test Conditions</th>
<th>Limits</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MIN</td>
<td>MAX</td>
</tr>
<tr>
<td>1 to 6</td>
<td>Functional Test 1 (Nominal Inputs)</td>
<td>-</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>16 to 32</td>
<td>Input Current Low Level</td>
<td>I(_\text{IL})</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>-1.0</td>
<td>+1.0</td>
</tr>
<tr>
<td>33 to 49</td>
<td>Input Current High Level</td>
<td>I(_\text{IH})</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>-1.0</td>
<td>+1.0</td>
</tr>
<tr>
<td>50</td>
<td>Output Voltage Low Level</td>
<td>V(_\text{OL})</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>-</td>
<td>0.4</td>
</tr>
<tr>
<td>51</td>
<td>Output Voltage High Level</td>
<td>V(_\text{OH})</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>2.4</td>
<td>-</td>
</tr>
<tr>
<td>86</td>
<td>Output Leakage Current Third State (Low Level Applied)</td>
<td>I(_\text{OZL})</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>-1.0</td>
<td>+1.0</td>
</tr>
<tr>
<td>87</td>
<td>Output Leakage Current Third State (High Level Applied)</td>
<td>I(_\text{OZH})</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>-1.0</td>
<td>+1.0</td>
</tr>
<tr>
<td>91 to 94</td>
<td>Supply Current (Standby 2)</td>
<td>I(<em>\text{DDS}</em>{\text{B2}})</td>
<td>As per Table 2</td>
<td>As per Table 2</td>
<td>-</td>
<td>1.0</td>
</tr>
</tbody>
</table>
APPENDIX 'A'

AGREED DEVIATIONS FOR MATRA-HARRIS (F)

The following test patterns may be used:-

ICCAT Pattern
(a) Write loop pattern between N min. and N max.

WALKOL Pattern
(a) Write a column of ones on a background of zeros.
(b) Read the column and background, step the column and repeat the read.
(c) Continue until all columns have been used.
(d) Repeat with data complement.
(e) 4YN + 2Y + 2 cycles.

CHIP DESELECT Pattern
(a) Write 0 background CS at VIL.
(b) Write 1 background CS at VIL.
(c) Read 1 background CS at VIL.
(d) Write 0 background CS at VIH.
(e) Read 1 background CS at VIL.

LONG CHIP SELECT Pattern
Checkerboard pattern with timing unspecified.
COMARCH Pattern

Write data background

N = 0

Read cell N data

Write cell N data

Read cell N data

Write cell N data

Incr N

N = N max / 2

N = 0

Read cell N data

Write cell N data

Read cell N data

Write cell N data

Incr N

N = N max / 2

Memory Size 16384
Data 1
N max. 16383

N = 0

Read cell N data

Write cell N data

Read cell N data

Write cell N data

Incr N

N = N max / 2

N = 0

Read cell N data

Write cell N data

Read cell N data

Write cell N data

Write cell N data

Incr N

N = N max / 2
MARCH Pattern

Memory Size: 16384
Data: 1
N min.: 0
N max.: 16383

Write background data

N = 0

Read & compare
Write data
Increment N

N > N max.

YES

N = N max.

Read & compare
Write data
Decrement N

NO

N < 0

NO

YES

END
CHECKERBOARD Pattern

Memory Size 16384
Data 1
N min. 0
N max. 16383

Write data or data if Xo = Yo
IN N min

Write data or data if Xo = Yo
IN N + 1

NO

N max

YES

Read & compare data or data if Xo = Yo IN N min

Read & compare data or data if Xo = Yo IN N + 1

NO

N max

YES

END