



europaean space agency
agence spatiale européenne

Pages 1 to 53

**INTEGRATED CIRCUITS, SILICON MONOLITHIC,
HIGH PERFORMANCE PROGRAMMABLE
ARRAY LOGIC CIRCUIT,
BASED ON TYPE PAL16L8
ESA/SCC Detail Specification No. 9304/003**



**space components
coordination group**

Issue/Rev.	Date	Approved by	
		SCCG Chairman	ESA Director General or his Deputy
Issue 1	April 1993	<i>Pommes</i>	<i>J. Lopez</i>
Revision 'A'	January 1994	<i>Pommes</i>	<i>J. Lopez</i>

**SEC**ESA/SCC Detail Specification
No. 9304/003

Rev. 'A'

PAGE 2

ISSUE 1

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
'A'	Jan.'94	P1. Cover Page P2. DCN P44. Table 4	: Limits for items 14 to 21, 22 to 23, 42 to 49, 56 to 57 and 64 to 65 amended	None None 221093

**SCC**ESA/SCC Detail Specification
No. 9304/003

PAGE 3

ISSUE 1

TABLE OF CONTENTS

	<u>Page</u>
1. <u>GENERAL</u>	5
1.1 Scope	5
1.2 Component Type Variants	5
1.3 Maximum Ratings	5
1.4 Parameter Derating Information	5
1.5 Physical Dimensions	5
1.6 Pin Assignment	5
1.7 Programming Procedure	5
1.8 Programming Matrix	5
1.9 Functional Diagram	5
1.10 Handling Precautions	5
2. <u>APPLICABLE DOCUMENTS</u>	27
3. <u>TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS</u>	27
4. <u>REQUIREMENTS</u>	27
4.1 General	27
4.2 Deviations from Generic Specification	27
4.2.1 Deviations from Special In-process Controls	27
4.2.2 Deviations from Final Production Tests	27
4.2.3 Deviations from Burn-in and Electrical Measurements	27
4.2.4 Deviations from Qualification Tests	27
4.2.5 Deviations from Lot Acceptance Tests	28
4.3 Mechanical Requirements	28
4.3.1 Dimension Check	28
4.3.2 Weight	28
4.4 Materials and Finishes	28
4.4.1 Case	28
4.4.2 Lead Material and Finish	28
4.5 Marking	28
4.5.1 General	28
4.5.2 Lead Identification	28
4.5.3 The SCC Component Number	29
4.5.4 Traceability Information	29
4.6 Electrical Measurements	29
4.6.1 Electrical Measurements at Room Temperature	29
4.6.2 Electrical Measurements at High and Low Temperatures	29
4.6.3 Circuits for Electrical Measurements	29
4.7 Burn-in Tests	29
4.7.1 Parameter Drift Values	29
4.7.2 Conditions for High Temperature Reverse Bias Burn-in	29
4.7.3 Conditions for Power Burn-in	29
4.7.4 Electrical Circuit for High Temperature Reverse Bias Burn-in	29
4.7.5 Electrical Circuit for Power Burn-in	29
4.8 Environmental and Endurance Tests	46
4.8.1 Electrical Measurements on Completion of Environmental Tests	46
4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests	46
4.8.3 Electrical Measurements on Completion of Endurance Tests	46
4.8.4 Conditions for Operating Life Test	46
4.8.5 Electrical Circuit for Operating Life Tests	46
4.8.6 Conditions for High Temperature Storage Test	46
4.9 Total Dose Irradiation Testing	46

**SCC**

ESA/SCC Detail Specification

No. 9304/003

PAGE 4

ISSUE 1

Page**TABLES**

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature - d.c. Parameters	30
	Electrical Measurements at Room Temperature - a.c. Parameters	33
3	Electrical Measurements at High and Low Temperatures - d.c. Parameters	35
	Electrical Measurements at High and Low Temperatures - a.c. Parameters	38
4	Parameter Drift Values	44
5(a)	Conditions for Burn-in High Temperature Reverse Bias Burn-in	45
5(b)	Conditions for Power Burn-in and Operating Life Tests	45
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing - d.c. Parameters	47
	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing - a.c. Parameters	50

FIGURES

1	Parameter Derating Information	6
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Programming Procedure	12
3(c)	Programming Matrix	25
3(d)	Functional Diagram	26
4	Circuits for Electrical Measurements	40
5(a)	Electrical Circuit for High Temperature Reverse Bias Burn-in	45
5(b)	Electrical Circuit for Power Burn-in and Operating Life Tests	45

APPENDICES (Applicable to specific Manufacturers only)

'A'	Agreed Deviations for Texas Instruments (F)	52
-----	---	----

**1. GENERAL****1.1 SCOPE**

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, High Performance Programmable Array Logic Circuit, based on Type PAL16L8. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 PROGRAMMING PROCEDURE

As per Figure 3(b).

1.8 PROGRAMMING MATRIX

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 1 with a Minimum Critical Path Failure Voltage of 500Volts.



TABLE 1(a) - TYPE VARIANTS

VARIANT	BASED ON TYPE	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	16L8-15	FLAT	2(a)	G4
02	16L8-15	D.I.L.	2(b)	G4
03	16L8-15	CHIP CARRIER	2(c)	7
04	16L8-15	CHIP CARRIER	2(c)	4
05	16L8-12	FLAT	2(a)	G4
06	16L8-12	D.I.L.	2(b)	G4
07	16L8-12	CHIP CARRIER	2(c)	7
08	16L8-12	CHIP CARRIER	2(c)	4
09	16L8-10	FLAT	2(a)	G4
10	16L8-10	D.I.L.	2(b)	G4
11	16L8-10	CHIP CARRIER	2(c)	7
12	16L8-10	CHIP CARRIER	2(c)	4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	NOTES
1	Supply Voltage	V_{CC}	7.0	V	Note 1
2	Input Voltage (Operating Condition)	V_{IN}	5.5	V	Note 1
3	Input Voltage (Programming and Test)	V_{IN}	10.75	V	-
4	Input Voltage (PGM Security)	V_{IN}	14.25	V	Note 2
5	Voltage applied to a disabled output	V_{OUT}	5.5	V	Note 1
6	Operating Temperature Range	T_{op}	-55 to +125	°C	-
7	Storage Temperature Range	T_{stg}	-65 to +150	°C	-
8	Soldering Temperature For FP and DIP For CCP	T_{sol}	+265 +245	°C	Note 3 Note 4

NOTES

- These ratings apply except for programming pins during a programming cycle.
- Variants 01 to 04 only, Pins 1 and 11..
- Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.


FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.



FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 20-PIN




SYMBOL	MILLIMETRES		NOTES
	MIN	MAX	
A	1.14	2.34	
b	0.38	0.56	8
C	0.08	0.23	8
D	-	12.95	4
E	6.60	7.65	
E1	8.15	TYPICAL	4
e	1.27	TYPICAL	5, 9
L	6.35	9.40	8
L1	18.90	25.90	
Q	0.25	1.02	2
S	0.13	1.14	7

NOTES: See Page 10.



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 20-PIN




SYMBOL	MILLIMETRES		NOTES
	MIN	MAX	
A	-	5.08	
b	0.38	0.66	8
b1	-	1.78	8
C	0.20	0.44	8
D	23.62	24.76	4
E	6.22	7.62	4
E1	7.37	8.13	
e	2.54	TYPICAL	6, 9
F	1.27	TYPICAL	
H	0.76	-	
L	3.30	5.08	8
Q	0.51	-	3
S	0.38	1.27	7
α	0°	15°	10

NOTES: See Page 10.



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - SQUARE CHIP CARRIER PACKAGE, 20 TERMINAL



SYMBOL	MILLIMETRES		NOTES
	MIN.	MAX.	
A	8.69	9.09	-
B	7.80	9.09	-
C	0.25	0.51	11
D	0.89	1.14	12
E	1.14	1.40	8
F	0.56	0.71	8
G	1.27 TYPICAL		5, 9
H	1.63	2.54	-

NOTES: See Page 10.

**ESC**ESA/SCC Detail Specification
No. 9304/003

PAGE 10

ISSUE 1


FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)**NOTES TO FIGURES 2(a) TO 2(c) INCLUSIVE**

1. Index area: a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(c).
2. Dimension Q shall be measured at the point of exit of the lead from the body.
3. Dimension Q shall be measured from the seating plane to the base plane.
4. This dimension allows for off-centre lids, meniscus and glass overrun.
5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within $\pm 0.13\text{mm}$ of its true longitudinal position relative to Pin 1 and the highest pin number.
6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within $\pm 0.25\text{mm}$ of its true longitudinal position relative to Pin 1 and the highest pin number.
7. Applies to all 4 corners.
8. All leads or terminals.
9. 18 spaces for flat and dual-in-line packages.
16 spaces for chip carrier packages.
10. Lead centre when α is 0° .
11. Index corner only - 2 dimensions.
12. 3 non-index corners - 6 dimensions.




FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE AND FLAT PACKAGE



CHIP CARRIER PACKAGE



**FIGURE 3(b) - PROGRAMMING PROCEDURE****1. GENERAL**

Devices shall be programmed in accordance with the following sequence:-

- (a) The appropriate programme shall be selected, either:-
 - (i) The programme specified in Appendix 'A' to this specification for use during Qualification Testing, Extension of Qualification and during Endurance Testing during LAT2, or
 - (ii) A programme as supplied by the Orderer for use during Endurance Testing during Lot Acceptance Testing.
- (b) Marking as per Para. 4.5.4 of this specification.
- (c) The appropriate programming procedure as specified hereafter.
- (d) Pre burn-in electrical measurements at $T_{amb} = -55, +22$ and $+125^{\circ}\text{C}$ in accordance with Table 6 of this specification.
- (e) Check programming and electrical measurements yield $>90\%$ of the components submitted for programming.
- (f) Power burn-in of 168 hours in accordance with Table 5(b) of this specification.
- (g) Post burn-in electrical measurements at $T_{amb} = +22^{\circ}\text{C}$ in accordance with Table 6 of this specification, PDA = 5% or 1 device whichever is the greater.
- (h) Preparation of a Certificate of Conformance which should contain information correlating a unique identifier with the Programme, Programmer and date of Programming.

2. PROCEDURES

Programming procedures shall be as given in the following paragraphs.

2.1 VARIANTS 01 TO 04

Array fuses are programmed using a linear select method. Each fuse can be opened by selecting the appropriate Input Line (1 of 32) and then pulsing the correct Product Line (1 of 64). The levels for selecting Input Lines and Product Lines are shown in Table I/1.

- Step 1: Raise PGM ENABLE to V_{IHH} .
- Step 2: Select an Input Line by applying appropriate levels to L/R and PI pins. Apply V_{IL} or V_{IH} to selected PI pin in accordance with Table II/1.
- Step 3: Select a Product Line by applying appropriate levels to PA pins in accordance with Table III/1.
- Step 4: Raise V_{CC} to V_{IHH} .
- Step 5: Blow the fuse by pulsing the appropriate PO pin to V_{IHH} in accordance with Table II/1 and Figure II/1.
- Step 6: Return V_{CC} to 5 volts and pulse PGM VERIFY. The PO pin will exhibit a low output if the fuse is blown.


NOTES

1. Four fuse locations can be verified simultaneously. However, fuses should be addressed and blown sequentially.
2. If the fuse is still intact, steps 4 to 6 may be repeated until the fuse is successfully blown, but this shall not exceed 4 times. Do not apply additional pulses to a fuse once it is correctly programmed.
3. A single security fuse is provided on each device to discourage the unauthorised copying of fuse patterns. If the security fuse is blown, all other fuses will appear to be unblown.




FIGURE I/1 - PIN ASSIGNMENT IN PROGRAMMING MODE

PRODUCT TERMS 0 TO 31




(TOP VIEW)




(TOP VIEW)

PRODUCT TERMS 32 TO 63



(TOP VIEW)



(TOP VIEW)

**TABLE I/1 - PROGRAMMING PARAMETERS, $T_{amb} = +25^{\circ}\text{C}$**

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT
1	Programme-pulse Voltage	V_{IHH}	10.25 to 10.75	V
2	Programme-pulse on PA pins during verify only	V_{IHH}	8.8 to 9.20	V
3	Programme-pulse Current PO	I_{IHH}	50 Max.	mA
4	Programme-pulse Current PGM ENABLE, L/R	I_{IHH}	25 Max.	mA
5	Programme-pulse Current PI, PA	I_{IHH}	10 Max.	mA
6	Programme-pulse Current I_{CC}	I_{IHH}	500 Max.	mA
7	Programme-pulse duration at V_{CC}	t_{w1}	10 to 50	μs
8	Pulse duration at PGM VERIFY	t_{w2}	100 Min.	ns
9	Set-up time	t_{su}	100 Min.	ns
10	Hold time	t_h	100 Min.	ns
11	Delay time from V_{CC} to 5.0V to PGM VERIFY	t_{d1}	100 Min.	ns
12	Delay time from PGM VERIFY pulse to valid output. Voltage at pins 1 and 11 to open Verify - Protect security fuse	t_{d2}	200 Min. 13.75 to 14.25	ns V
13	Security fuse pulse duration V_{CC} . V_{CC} during security fusing.	t_{w3}	20 to 50 0.40 Max.	μs V



TABLE II/1 - INPUT LINE SELECT

TABLE III/1 - PRODUCT LINE SELECT

INPUT LINE No.	PIN NAME								
	PI7	PI6	PI5	PI4	PI3	PI2	PI1	PI0	L/R
0	HH	HH	HH	HH	HH	HH	HH	L	Z
1	HH	HH	HH	HH	HH	HH	HH	H	Z
2	HH	HH	HH	HH	HH	HH	HH	L	HH
3	HH	HH	HH	HH	HH	HH	HH	H	HH
4	HH	HH	HH	HH	HH	HH	L	HH	Z
5	HH	HH	HH	HH	HH	HH	H	HH	Z
6	HH	HH	HH	HH	HH	HH	L	HH	HH
7	HH	HH	HH	HH	HH	HH	H	HH	HH
8	HH	HH	HH	HH	HH	L	HH	HH	Z
9	HH	HH	HH	HH	HH	H	HH	HH	Z
10	HH	HH	HH	HH	HH	L	HH	HH	HH
11	HH	HH	HH	HH	HH	H	HH	HH	HH
12	HH	HH	HH	HH	L	HH	HH	HH	Z
13	HH	HH	HH	HH	H	HH	HH	HH	Z
14	HH	HH	HH	HH	L	HH	HH	HH	HH
15	HH	HH	HH	HH	H	HH	HH	HH	HH
16	HH	HH	HH	L	HH	HH	HH	HH	Z
17	HH	HH	HH	H	HH	HH	HH	HH	Z
18	HH	HH	HH	L	HH	HH	HH	HH	HH
19	HH	HH	HH	H	HH	HH	HH	HH	HH
20	HH	HH	L	HH	HH	HH	HH	HH	Z
21	HH	HH	H	HH	HH	HH	HH	HH	Z
22	HH	HH	L	HH	HH	HH	HH	HH	HH
23	HH	HH	H	HH	HH	HH	HH	HH	HH
24	HH	L	HH	HH	HH	HH	HH	HH	Z
25	HH	H	HH	HH	HH	HH	HH	HH	Z
26	HH	L	HH	HH	HH	HH	HH	HH	HH
27	HH	H	HH	HH	HH	HH	HH	HH	HH
28	L	HH	HH	HH	HH	HH	HH	HH	Z
29	H	HH	HH	HH	HH	HH	HH	HH	Z
30	L	HH	HH	HH	HH	HH	HH	HH	HH
31	H	HH	HH	HH	HH	HH	HH	HH	HH


PRODUCT LINE No.	PIN NAME						
	PO0	PO1	PO2	PO3	PA2	PA1	PA0
0, 32	Z	Z	Z	HH	Z	Z	Z
1, 33	Z	Z	Z	HH	Z	Z	HH
2, 34	Z	Z	Z	HH	Z	HH	Z
3, 35	Z	Z	Z	HH	Z	HH	HH
4, 36	Z	Z	Z	HH	HH	Z	Z
5, 37	Z	Z	Z	HH	HH	Z	HH
6, 38	Z	Z	Z	HH	HH	HH	Z
7, 39	Z	Z	Z	HH	HH	HH	HH
8, 40	Z	Z	HH	Z	Z	Z	Z
9, 41	Z	Z	HH	Z	Z	Z	HH
10, 42	Z	Z	HH	Z	Z	HH	Z
11, 43	Z	Z	HH	Z	Z	HH	HH
12, 44	Z	Z	HH	Z	HH	Z	Z
13, 45	Z	Z	HH	Z	HH	Z	HH
14, 46	Z	Z	HH	Z	HH	HH	Z
15, 47	Z	Z	HH	Z	HH	HH	HH
16, 48	Z	HH	Z	Z	Z	Z	Z
17, 49	Z	HH	Z	Z	Z	Z	HH
18, 50	Z	HH	Z	Z	Z	HH	Z
19, 51	Z	HH	Z	Z	Z	HH	HH
20, 52	Z	HH	Z	Z	HH	Z	Z
21, 53	Z	HH	Z	Z	HH	Z	HH
22, 54	Z	HH	Z	Z	HH	HH	Z
23, 55	Z	HH	Z	Z	HH	HH	HH
24, 56	HH	Z	Z	Z	Z	Z	Z
25, 57	HH	Z	Z	Z	Z	Z	HH
26, 58	HH	Z	Z	Z	Z	HH	Z
27, 59	HH	Z	Z	Z	Z	HH	HH
28, 60	HH	Z	Z	Z	HH	Z	Z
29, 61	HH	Z	Z	Z	HH	Z	HH
30, 62	HH	Z	Z	Z	HH	HH	Z
31, 63	HH	Z	Z	Z	HH	HH	HH

NOTES

1. Logic Level Definitions: L = $V_{IL} = 0.5V(\text{max.})$, H = $V_{IH} = 2.4V(\text{min.})$, HH = V_{IHH} , Z = High Impedance.




FIGURE II/1 - PROGRAMMING WAVEFORMS



NOTES

1. A high level during the verify interval indicates that programming has not been successful.
2. A low level during the verify interval indicates that programming has been successful.

FIGURE III/1 - SECURITY FUSE WAVEFORMS





2.2 VARIANTS 05 TO 08

Array fuses are programmed executing the following programming sequence. Each fuse can be opened by selecting the appropriate Input Line (1 of 32) and then pulsing the correct Product Line (1 of 8). The levels for selecting Input Lines and Product Lines are shown in Tables II/2 and III/2 .


- Step 1: Raise PGM ENABLE to V_{IH} .
- Step 2: Select an Input Line by applying appropriate levels to PI pins in accordance with Table II/2.
- Step 3: Select a Product Line group by applying appropriate levels to PA pins in accordance with Table III/2. The actual product line selected will be determined by the PO pin (described in step 5).
- Step 4: Raise \overline{OE} to V_{IH} .
- Step 5: Raise the selected PO pin to V_{IH} .
- Step 6: Programme the fuse by pulsing V_{CC} to V_{IH} .
- Step 7: Remove the output voltage.
- Step 8: Lower \overline{OE} to V_{IL} to enable device.
- Step 9: Pulse PGM VERIFY pin to V_{IH} .
- Step 10: Verify the blowing of the fuse by checking for a V_{OL} at the selected PO pin.

NOTES


1. If the fuse is still intact, steps 1 to 10 may be repeated until the fuse is successfully blown, but this shall not exceed 4 times. Do not apply additional pulses to a fuse once it is correctly programmed. Verification is possible only with the security fuse intact.
2. A single security fuse is provided on each device to discourage the unauthorised copying of fuse patterns. To programme the security fuse, follow the steps above omitting steps 5 and 10. Verification is achieved by verifying the entire fuse array. If the security fuse is blown, all other fuses will appear to be unblown.



FIGURE I/2 - PIN ASSIGNMENT IN PROGRAMMING MODE



(TOP VIEW)



(TOP VIEW)

TABLE I/2 - PROGRAMMING PARAMETERS, $T_{amb} = +25^{\circ}\text{C}$

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT
1	Programme-pulse Voltage PO, PGM ENABLE, PI, PA	V_{IHH}	10.25 to 10.75	V
2	Programme-pulse Voltage V_{CC}	V_{IHH}	9.5 to 10	V
3	Programme-pulse Current PO	I_{IHH}	40 Max.	mA
4	Programme-pulse Current PGM ENABLE	I_{IHH}	15 Max.	mA
5	Programme-pulse Current PI, PA	I_{IHH}	10 Max.	mA
6	Programme-pulse Current I_{CC}	I_{IHH}	450 Max.	mA
7	Programme-pulse duration at PO	t_{w1}	10 to 50	μs
8	Pulse duration at PGM VERIFY	t_{w2}	100 Min.	ns
9	Set-up time	t_{su}	100 Min.	ns
10	Hold time	t_h	100 Min.	ns
11	Delay time from \overline{OE} low to PGM VERIFY high	t_{d1}	100 Min.	ns
12	Delay time from PGM VERIFY high to valid output.	t_{d2}	100 Min.	ns



TABLE II/2 - INPUT LINE SELECT

INPUT LINE No.	INPUT LINE NUMBER - ADDRESS PIN STATES			
	PI5	PI4	PI3	PI2
00	L	L	L	L
01	L	L	L	H
02	L	L	H	L
03	L	L	H	H
04	L	H	L	L
05	L	H	L	H
06	L	H	H	L
07	L	H	H	H
08	H	L	L	L
09	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H
16	HH	L	L	L
17	HH	L	L	H
18	HH	L	H	L
19	HH	L	H	H
20	HH	H	L	L
21	HH	H	L	H
22	HH	H	H	L
23	HH	H	H	H
24	L	HH	L	L
25	L	HH	L	H
26	L	HH	H	L
27	L	HH	H	H
28	H	HH	L	L
29	H	HH	L	H
30	H	HH	H	L
31	H	HH	H	H
SF	H	HH	H	H

NOTES: See Page 20.




TABLE III/2 - PRODUCT TERM ADDRESSING

PRODUCT TERM								PRODUCT TERM SELECT ADDRESS PIN STATES		
								PA8	PA7	PA6
0	8	16	24	32	40	48	56	L	L	L
1	9	17	25	33	41	49	57	L	L	H
2	10	18	26	34	42	50	58	L	H	L
3	11	19	27	35	43	51	59	L	H	H
4	12	20	28	36	44	52	60	H	L	L
5	13	21	29	37	45	53	61	H	L	H
6	14	22	30	38	46	54	62	H	H	L
7	15	23	31	39	47	55	63	H	H	H
SF →	-	-	-	-	-	-	-	X	X	HH
PO0	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PROGRAMMING ACCESS AND VERIFY PIN		

NOTES

- Logic Level Definitions: L = $V_{IL} = 0.5V(\text{max.})$, H = $V_{IH} = 2.4V(\text{min.})$, HH = V_{IHH} .
- SF = Security Fuse (does not require voltage to the PO pin).

FIGURE II/2 - PROGRAMMING WAVEFORMS



**2.3** VARIANTS 09 TO 12

Array fuses are programmed by executing the following programming sequence. Each fuse can be opened by selecting the appropriate Input Line (1 of 32) and then pulsing the correct Product Line (1 of 8). The levels for selecting Input Lines and Product Lines are shown in Tables II/3 and III/3.


- Step 1: Raise PGM ENABLE to V_{IH} .
- Step 2: Select an Input Line by applying appropriate levels to PI pins in accordance with Table II/3.
- Step 3: Select a Product Line group by applying appropriate logic levels to PA pins in accordance with Table III/3. The actual product line selected will be determined by the PO pin (described in step 5).
- Step 4: Raise \overline{OE} to V_{IH} .
- Step 5: Raise the selected PO pin to V_{IH} .
- Step 6: Programme the fuse by pulsing V_{CC} to V_{IH} .
- Step 7: Remove the output voltage.
- Step 8: Lower \overline{OE} to V_{IL} to enable device.
- Step 9: Pulse PGM VERIFY pin to V_{IH} .
- Step 10: Verify the blowing of the fuse by checking for a V_{OL} at the selected PO pin.

NOTES

1. If the fuse is still intact, steps 1 to 10 may be repeated until the fuse is successfully blown, but this shall not exceed 4 times. Do not apply additional pulses to a fuse once it is correctly programmed. Verification is possible only with the security fuse intact.
2. A single security fuse is provided on each device to discourage the unauthorised copying of fuse patterns. To programme the security fuse, follow the steps above omitting steps 2 and 10. Verification is achieved by verifying the entire fuse array. If the security fuse is blown, all other fuses will appear to be unblown.



FIGURE I/3 - PIN ASSIGNMENT IN PROGRAMMING MODE



NOTES 1. Set to H = V_{IH} .

TABLE I/3 - PROGRAMMING PARAMETERS, $T_{amb} = +25^{\circ}C$

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT
1	Programme-pulse Voltage PO, PGM ENABLE, PI, PA, V_{CC}	V_{IHH}	10.25 to 10.75	V
2	Programme-pulse Current PO	I_{IHH}	40 Max.	mA
3	Programme-pulse Current PGM ENABLE	I_{IHH}	15 Max.	mA
4	Programme-pulse Current PI, PA	I_{IHH}	10 Max.	mA
5	Programme-pulse Current I_{CC}	I_{IHH}	450 Max.	mA
6	Programme-pulse duration at V_{CC}	t_{w1}	10 to 50	μs
7	Pulse duration at PGM VERIFY	t_{w2}	100 Min.	ns
8	Set-up time	t_{su}	100 Min.	ns
9	Hold time	t_h	100 Min.	ns
10	Delay time from \overline{OE} low to PGM VERIFY high	t_{d1}	100 Min.	ns
11	Delay time from PGM VERIFY high to valid output	t_{d2}	100 Min.	ns

**TABLE II/3 - INPUT LINE SELECT**

INPUT LINE No.	INPUT LINE NUMBER - ADDRESS PIN STATES			
	PI2	PI3	PI4	PI5
00	L	L	L	L
01	L	L	L	H
02	L	L	L	HH
03	L	L	H	L
04	L	L	H	H
05	L	L	H	HH
06	L	L	HH	L
07	L	L	HH	H
08	L	L	HH	HH
09	L	H	L	L
10	L	H	L	H
11	L	H	L	HH
12	L	H	H	L
13	L	H	H	H
14	L	H	H	HH
15	L	H	HH	L
16	L	H	HH	H
17	L	H	HH	HH
18	L	HH	L	L
19	L	HH	L	H
20	L	HH	L	HH
21	L	HH	H	L
22	L	HH	H	H
23	L	HH	H	HH
24	L	HH	HH	L
25	L	HH	HH	H
26	L	HH	HH	HH
27	H	L	L	L
28	H	L	L	H
29	H	L	L	HH
30	H	L	H	L
31	H	L	H	H
SF	X	X	X	X

NOTES: See Page 24.



TABLE III/3 - PRODUCT TERM ADDRESSING

PRODUCT TERM								PRODUCT TERM SELECT ADDRESS PIN STATES	
								PA8	PA7
0	8	16	24	32	40	48	56	L	L
1	9	17	25	33	41	49	57	H	L
2	10	18	26	34	42	50	58	HH	L
3	11	19	27	35	43	51	59	L	H
4	12	20	28	36	44	52	60	H	H
5	13	21	29	37	45	53	61	HH	H
6	14	22	30	38	46	54	62	L	HH
7	15	23	31	39	47	55	63	H	HH
-	-	-	-	-	SF	-	-	HH	HH
PO19	PO18	PO17	PO16	PO15	PO14	PO13	PO12		
PROGRAMMING ACCESS AND VERIFY PIN									

NOTES

- Logic Level Definitions: L = $V_{IL} = 0.5V(\text{max.})$, H = $V_{IH} = 2.4V(\text{min.})$, HH = V_{IHH} , X = Don't Care.
- SF = Security Fuse. When programmed, array verifies as totally blank.

FIGURE II/3 - PROGRAMMING WAVEFORMS








FIGURE 3(c) - PROGRAMMING MATRIX



NOTES 1. Fuse Number = First Fuse Number plus Increment.



FIGURE 3(d) - FUNCTIONAL DIAGRAM



**2. APPLICABLE DOCUMENTS**

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

- V_{IC} = Input Clamp Voltage.
- I_{IC} = Input Clamp Diode Current.
- PGM = Programme.

4. REQUIREMENTS**4.1 GENERAL**

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION**4.2.1 Deviations from Special In-process Controls**

None.

4.2.2 Deviations from Final Production Tests (Chart II)

- (a) Para. 4.4 - Additional marking, as specified in Para. 4.5.4 of this specification, shall be added immediately prior to programming.

4.2.3 Deviations from Burn-in and Electrical Measurements (Chart III)

- (a) Para. 7.1.1(a), "High Temperature Reverse Bias" tests and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 7.1.1(b), "Power Burn-in" shall be performed for 168 hours. After programming, a further Power Burn-in of 168 hours shall be performed as part of the sequence specified in Figure 3(b) of this specification.
- (c) Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form, is required.

4.2.4 Deviations from Qualification Tests (Chart IV)

- (a) Prior to Qualification testing, all devices to be subjected to qualification testing shall be programmed to the Qualification Pattern specified in Appendix 'A' of this specification.



4.2.5 Deviations from Lot Acceptance Tests (Chart V)

- (a) Prior to LAT1 testing, all devices to be subjected to LAT1 testing shall be programmed to the Qualification Pattern specified in Appendix 'A' of this specification, but see (c) below.
- (b) Prior to LAT2 testing, all devices to be subjected to LAT2 testing shall be programmed to either:-
 - (i) The Qualification Pattern specified in Appendix 'A' of this specification or,
 - (ii) A programme specified by the Orderer,
but see (c) below.
- (c) LAT3 testing shall be performed on unprogrammed devices.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.75 grammes for the flat package, 3.5 grammes for the dual-in-line package and 0.60 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '4' or Type '7' in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

930400301B

Detail Specification Number _____
Type Variant, as applicable _____
Testing Level (B or C, as appropriate) _____

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

For programmed devices, a unique programme identifier shall be added. This identifier shall identify Programme, Programmer and date of programming.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0-5)$ °C and $-55(+5-0)$ °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for High Temperature Reverse Bias Burn-in

Not applicable.

4.7.3 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5(b) of this specification.

4.7.4 Electrical Circuit for High Temperature Reverse Bias Burn-in

Not applicable.

4.7.5 Electrical Circuit for Power Burn-in

A circuit for use in performing the power burn-in tests is shown in Figure 5(b) of this specification.

**TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS**

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST) (NOTE 1)	LIMITS		UNIT
						MIN	MAX	
1	Functional Test 1	-	-	-	Verify Fuse Integrity $V_{IL} = 0V$, $V_{IH} = 4.5V$, $V_{IHH} = 10.75V$ $V_{CC} = 4.5V$, $GND = 0V$	-	-	-
2	Functional Test 2	-	-	-	Verify Fuse Integrity $V_{IL} = 0V$, $V_{IH} = 5.5V$, $V_{IHH} = 10.75V$ $V_{CC} = 5.5V$, $GND = 0V$	-	-	-
3	Supply Current	I_{CC}	3005	4(a)	V_{IN} (All Inputs) = 0V All Outputs Open $V_{CC} = 5.5V$, $GND = 0V$ (Pin 20)	-	220	mA
4 to 13	Input Current Low Level	I_{IL}	3009	4(b)	V_{IN} (Under Test) = 0.4V V_{IN} (Remaining Inputs) = 5.5V $V_{CC} = 5.5V$, $GND = 0V$ (Pins 1-2-3-4-5-6-7-8-9-11)	-	- 200	μA
14 to 21	Input Current High Level 1	I_{IH1}	3010	4(c)	V_{IN} (Under Test) = 2.7V V_{IN} (Remaining Inputs) = 0V $V_{CC} = 5.5V$, $GND = 0V$ Variants 01 to 04 Variants 05 to 12 (Pins 2-3-4-5-6-7-8-9)	- -	20 25	μA
22 to 23	Input Current High Level 2	I_{IH2}	3010	4(c)	V_{IN} (Under Test) = 2.7V V_{IN} (Remaining Inputs) = 0V $V_{CC} = 5.5V$, $GND = 0V$ Variants 01 to 04 Variants 05 to 12 (Pins 1-11)	- -	50 25	μA
24 to 31	Input Current High Level 3	I_{IH3}	3010	4(c)	V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V $V_{CC} = 5.5V$, $GND = 0V$ Variants 01 to 04 Variants 05 to 08 Variants 09 to 12 (Pins 2-3-4-5-6-7-8-9)	- - -	100 200 1.0	μA μA mA

NOTES: See Page 32.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST) (NOTE 1)	LIMITS		UNIT
						MIN	MAX	
32 to 33	Input Current High Level 4	I_{IH4}	3010	4(c)	V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V V_{CC} = 5.5V, GND = 0V Variants 01 to 08 Variants 09 to 12 (Pins 1-11)	-	200	μ A
34 to 41	Output Voltage Low Level	V_{OL}	3007	4(d)	V_{IL} = 0.8V, V_{IH} = 2.0V I_{OL} = 12mA V_{CC} = 4.5V, GND = 0V Note 2 (Pins 12-13-14-15-16-17-18-19)	-	0.5	V
42 to 49	Output Voltage High Level	V_{OH}	3006	4(e)	V_{IL} = 0.8V, V_{IH} = 2.0V I_{OH} = 2.0mA V_{CC} = 4.5V, GND = 0V Note 2 (Pins 12-13-14-15-16-17-18-19)	2.4	-	V
50 to 55	Output Leakage Current Third State 1 (High Level Applied)	I_{OZH1}	3006	4(f)	V_{IL} = 0.8V, V_{IH} = 2.0V V_{OUT} = 2.7V V_{CC} = 5.5V, GND = 0V Notes 2 and 3 (Pins 13-14-15-16-17-18)	-	100	μ A
56 to 57	Output Leakage Current Third State 2 (High Level Applied)	I_{OZH2}	3006	4(f)	V_{IL} = 0.8V, V_{IH} = 2.0V V_{OUT} = 2.7V V_{CC} = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 12 Note 2 (Pins 12-19)	-	20 100	μ A
58 to 63	Output Leakage Current Third State 1 (Low Level Applied)	I_{OZL1}	3006	4(g)	V_{IL} = 0.8V, V_{IH} = 2.0V V_{OUT} = 0.4V V_{CC} = 5.5V, GND = 0V Notes 2 and 3 (Pins 13-14-15-16-17-18)	-	- 250	μ A
64 to 65	Output Leakage Current Third State 2 (Low Level Applied)	I_{OZL2}	3006	4(g)	V_{IL} = 0.8V, V_{IH} = 2.0V V_{OUT} = 0.4V V_{CC} = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 12 Note 2 (Pins 12-19)	-	- 20 - 100	μ A

NOTES: See Page 32.

**TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)**

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST) (NOTE 1)	LIMITS		UNIT
						MIN	MAX	
66 to 81	Input Clamp Voltage	V_{IC}	-	4(h)	I_{IN} (Under Test) = -18mA Remaining Inputs Open $V_{CC} = 4.5V$, GND = 0V (Pins 1-2-3-4-5-6-7-8-9-11- 13-14-15-16-17-18)	-	-1.5	V
82 to 89	Short Circuit Output Current	I_{OS}	3011	4(i)	$V_{IL} = 0.8V$, $V_{IH} = 2.0V$ V_{OUT} (Under Test) = 0.5V Remaining Outputs Open $V_{CC} = 5.5V$, GND = 0V Variants 01 to 08 Variants 09 to 12 Notes 2 and 4 (Pins 12-13-14-15-16-17-18- 19)	-30 -30	-250 -130	mA

NOTES

1. To be performed on unprogrammed devices only.
2. The Manufacturer's input sequence is to be used to activate output conditions via internal circuitry.
3. The measurement includes the input currents I_{IL} and I_{IH} .
4. No more than one output should be shorted at a time and the duration shall not exceed 1 second.
5. Guaranteed but not tested, with LTPD10.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST) (NOTE 1)	LIMITS		UNIT
						MIN	MAX	
90 to 93	Propagation Delay Low to High (I to O) (I to I/O) (I/O to I/O) (I/O to O)	t _{PLH}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12	- - -	15 12 10	ns
94 to 97	Propagation Delay High to Low (I to O) (I to I/O) (I/O to I/O) (I/O to O)	t _{PHL}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12	- - -	15 12 10	ns
98 to 101	Output Enable Time High Impedance to Low Output (I to O) (I to I/O) (I/O to I/O) (I/O to O)	t _{PZL}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12	- - -	15 14 12	ns
102 to 105	Output Enable Time High Impedance to High Output (I to O) (I to I/O) (I/O to I/O) (I/O to O)	t _{PZH}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12	- - -	15 14 12	ns

NOTES: See Page 32.

**TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)**

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST) (NOTE 1)	LIMITS		UNIT
						MIN	MAX	
106 to 109	Output Disable Time to Low Output to High Impedance (I to O) (I to I/O) (I/O to I/O) (I/O to O)	t _{PLZ}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12	- - -	15 12 10	ns
110 to 113	Output Disable Time to High Output to High Impedance (I to O) (I to I/O) (I/O to I/O) (I/O to O)	t _{PHZ}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12	- - -	15 12 10	ns

NOTES: See Page 32.



**TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES
- d.c. PARAMETERS**

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST) (NOTE 1)	LIMITS		UNIT
						MIN	MAX	
1	Functional Test 1	-	-	-	Verify Fuse Integrity $V_{IL} = 0V$, $V_{IH} = 4.5V$, $V_{IHH} = 10.75V$ $V_{CC} = 4.5V$, $GND = 0V$	-	-	-
2	Functional Test 2	-	-	-	Verify Fuse Integrity $V_{IL} = 0V$, $V_{IH} = 5.5V$, $V_{IHH} = 10.75V$ $V_{CC} = 5.5V$, $GND = 0V$	-	-	-
3	Supply Current	I_{CC}	3005	4(a)	V_{IN} (All Inputs) = 0V All Outputs Open $V_{CC} = 5.5V$, $GND = 0V$ (Pin 20)	-	220	mA
4 to 13	Input Current Low Level	I_{IL}	3009	4(b)	V_{IN} (Under Test) = 0.4V V_{IN} (Remaining Inputs) = 5.5V $V_{CC} = 5.5V$, $GND = 0V$ (Pins 1-2-3-4-5-6-7-8-9-11)	-	- 200	μA
14 to 21	Input Current High Level 1	I_{IH1}	3010	4(c)	V_{IN} (Under Test) = 2.7V V_{IN} (Remaining Inputs) = 0V $V_{CC} = 5.5V$, $GND = 0V$ Variants 01 to 04 Variants 05 to 12 (Pins 2-3-4-5-6-7-8-9)	- -	20 25	μA
22 to 23	Input Current High Level 2	I_{IH2}	3010	4(c)	V_{IN} (Under Test) = 2.7V V_{IN} (Remaining Inputs) = 0V $V_{CC} = 5.5V$, $GND = 0V$ Variants 01 to 04 Variants 05 to 12 (Pins 1-11)	- -	50 25	μA
24 to 31	Input Current High Level 3	I_{IH3}	3010	4(c)	V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V $V_{CC} = 5.5V$, $GND = 0V$ Variants 01 to 04 Variants 05 to 08 Variants 09 to 12 (Pins 2-3-4-5-6-7-8-9)	- - -	100 200 1.0	μA μA mA

NOTES: See Page 32.

**TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES
- d.c. PARAMETERS (CONT'D)**

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST) (NOTE 1)	LIMITS		UNIT
						MIN	MAX	
32 to 33	Input Current High Level 4	I_{IH4}	3010	4(c)	V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V V_{CC} = 5.5V, GND = 0V Variants 01 to 08 Variants 09 to 12 (Pins 1-11)	-	200 1.0	μ A mA
34 to 41	Output Voltage Low Level	V_{OL}	3007	4(d)	V_{IL} = 0.8V, V_{IH} = 2.0V I_{OL} = 12mA V_{CC} = 4.5V, GND = 0V Note 2 (Pins 12-13-14-15-16-17-18-19)	-	0.5	V
42 to 49	Output Voltage High Level	V_{OH}	3006	4(e)	V_{IL} = 0.8V, V_{IH} = 2.0V I_{OH} = 2.0mA V_{CC} = 4.5V, GND = 0V Note 2 (Pins 12-13-14-15-16-17-18-19)	2.4	-	V
50 to 55	Output Leakage Current Third State 1 (High Level Applied)	I_{OZH1}	3006	4(f)	V_{IL} = 0.8V, V_{IH} = 2.0V V_{OUT} = 2.7V V_{CC} = 5.5V, GND = 0V Notes 2 and 3 (Pins 13-14-15-16-17-18)	-	100	μ A
56 to 57	Output Leakage Current Third State 2 (High Level Applied)	I_{OZH2}	3006	4(f)	V_{IL} = 0.8V, V_{IH} = 2.0V V_{OUT} = 2.7V V_{CC} = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 12 Note 2 (Pins 12-19)	-	20 100	μ A
58 to 63	Output Leakage Current Third State 1 (Low Level Applied)	I_{OZL1}	3006	4(g)	V_{IL} = 0.8V, V_{IH} = 2.0V V_{OUT} = 0.4V V_{CC} = 5.5V, GND = 0V Notes 2 and 3 (Pins 13-14-15-16-17-18)	-	- 250	μ A
64 to 65	Output Leakage Current Third State 2 (Low Level Applied)	I_{OZL2}	3006	4(g)	V_{IL} = 0.8V, V_{IH} = 2.0V V_{OUT} = 0.4V V_{CC} = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 12 Note 2 (Pins 12-19)	-	- 20 - 100	μ A

NOTES: See Page 32.



**TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES
- d.c. PARAMETERS (CONT'D)**

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST) (NOTE 1)	LIMITS		UNIT
						MIN	MAX	
66 to 81	Input Clamp Voltage	V_{IC}	-	4(h)	I_{IN} (Under Test) = -18mA Remaining Inputs Open $V_{CC} = 4.5V$, GND = 0V (Pins 1-2-3-4-5-6-7-8-9-11- 13-14-15-16-17-18)	-	-1.5	V
82 to 89	Short Circuit Output Current	I_{OS}	3011	4(i)	$V_{IL} = 0.8V$, $V_{IH} = 2.0V$ V_{OUT} (Under Test) = 0.5V Remaining Outputs Open $V_{CC} = 5.5V$, GND = 0V Variants 01 to 08 Variants 09 to 12 Notes 2 and 4 (Pins 12-13-14-15-16-17-18- 19)	-30 -30	-250 -130	mA

NOTES: See Page 32.

**TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES**
- a.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST) (NOTE 1)	LIMITS		UNIT
						MIN	MAX	
90 to 93	Propagation Delay Low to High (I to O) (I to I/O) (I/O to I/O) (I/O to O)	t_{PLH}	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 $V_{CC} = 4.5V$, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12	-	15 12 10	ns
94 to 97	Propagation Delay High to Low (I to O) (I to I/O) (I/O to I/O) (I/O to O)	t_{PHL}	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 $V_{CC} = 4.5V$, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12	-	15 12 10	ns
98 to 101	Output Enable Time High Impedance to Low Output (I to O) (I to I/O) (I/O to I/O) (I/O to O)	t_{PZL}	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 $V_{CC} = 4.5V$, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12	-	15 14 12	ns
102 to 105	Output Enable Time High Impedance to High Output (I to O) (I to I/O) (I/O to I/O) (I/O to O)	t_{PZH}	3004	4(j)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Note 2 $V_{CC} = 4.5V$, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12	-	15 14 12	ns

NOTES: See Page 32.



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES
- a.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST) (NOTE 1)	LIMITS		UNIT
						MIN	MAX	
106 to 109	Output Disable Time Low Output to High Impedance (I to O) (I to I/O) (I/O to I/O) (I/O to O)	t _{PLZ}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12	-	15 12 10	ns
110 to 113	Output Disable Time High Output to High Impedance (I to O) (I to I/O) (I/O to I/O) (I/O to O)	t _{PHZ}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12	-	15 12 10	ns

NOTES: See Page 32.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - SUPPLY CURRENT






FIGURE 4(b) - INPUT CURRENT LOW LEVEL



NOTES

1. Each input to be tested separately.


FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



NOTES

1. Each input to be tested separately.

FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL




NOTES

1. Manufacturer's Input sequence or Programmed Test sequence.
2. Each output to be tested separately.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL



NOTES

1. Manufacturer's Input sequence or Programmed Test sequence.
2. Each output to be tested separately.


FIGURE 4(f) - OUTPUT LEAKAGE CURRENT HIGH LEVEL APPLIED



NOTES

1. Manufacturer's Input sequence or Programmed Test sequence.
2. Each output to be tested separately.


FIGURE 4(g) - OUTPUT LEAKAGE CURRENT LOW LEVEL APPLIED



NOTES

1. Manufacturer's Input sequence or Programmed Test sequence.
2. Each output to be tested separately.

FIGURE 4(h) - INPUT CLAMP VOLTAGE




NOTES

1. Each input to be tested separately.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - SHORT CIRCUIT OUTPUT CURRENT



NOTES


1. Manufacturer's input sequence or programmed test sequence.
2. Each output to be tested separately.




FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - PROPAGATION DELAY

a.c. MEASUREMENT LOAD CIRCUIT



VOLTAGE WAVEFORMS



NOTES

1. C_L includes probe and jig capacitance and is 50pF for t_{pd} and t_{en} , 5.0pF for t_{dis} .
2. When measuring propagation delay times, switch S1 is closed.
3. All input pulses have the following characteristics: $PRR \leq 10\text{MHz}$, t_r and $t_f = 2.0\text{ns}$, Duty Cycle = 50%.
4. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.



TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3	Supply Current	I_{CC}	As per Table 2	As per Table 2	± 22 or (1) ± 10	mA %
4 to 13	Input Current Low Level	I_{IL}	As per Table 2	As per Table 2	± 20	μA
14 to 21	Input Current High Level 1	I_{IH1}	As per Table 2	As per Table 2 Variants 01 to 04 Variants 05 to 12	± 5.0 or (1) ± 1.0 ± 1.25	% μA
22 to 23	Input Current High Level 2	I_{IH2}	As per Table 2	As per Table 2 Variants 01 to 04 Variants 05 to 12	± 5.0 or (1) ± 2.5 ± 1.25	% μA
34 to 41	Output Voltage Low Level	V_{OL}	As per Table 2	As per Table 2	± 50 or (1) ± 10	mV %
42 to 49	Output Voltage High Level	V_{OH}	As per Table 2	As per Table 2	± 240 or (1) ± 10	mV %
50 to 55	Output Leakage Current Third State 1 (High Level Applied)	I_{OZH1}	As per Table 2	As per Table 2	± 10 or (1) ± 10	μA %
56 to 57	Output Leakage Current Third State 2 (High Level Applied)	I_{OZH2}	As per Table 2	As per Table 2 Variants 01 to 04 Variants 05 to 12	± 2.0 ± 10	μA
58 to 63	Output Leakage Current Third State 1 (Low Level Applied)	I_{OZL1}	As per Table 2	As per Table 2	± 25 or (1) ± 10	μA %
64 to 65	Output Leakage Current Third State 2 (Low Level Applied)	I_{OZL2}	As per Table 2	As per Table 2 Variants 01 to 04 Variants 05 to 12	± 2.0 ± 10	μA

NOTES

1. Whichever is greater, referred to the initial value.

TABLE 5(a) - CONDITIONS FOR HIGH TEMPERATURE REVERSE BIAS BURN-IN

Not applicable.

TABLE 5(b) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T_{amb}	+ 125 (+ 0 - 5)	°C
2	Outputs - (Pins 12-13-14-15-16-17-18-19)	V_{OUT}	V_{CC}	V
3	Inputs - (Pins 1-2-3-4-5-6-7-8-9-11)	V_{IN}	V_{GEN}	Vac
4	Pulse Voltage	V_{GEN}	0.5 to 3.0	Vac
5	Pulse Frequency Square Wave	f	100k 50% Duty Cycle $t_r = t_f \leq 10$ ns	Hz
6	Positive Supply Voltage (Pin 20)	V_{CC}	5.5 (+ 0 - 0.5)	V
7	Negative Supply Voltage (Pin 10)	GND	0	V


NOTES



- Input Protection Resistor = Output Load = $470\Omega \pm 5\%$.

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR HIGH TEMPERATURE REVERSE BIAS BURN-IN

Not applicable.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS



 	ESA/SCC Detail Specification No. 9304/003	PAGE 46 ISSUE 1
---	--	--------------------

4.8 ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(b) of this specification.

4.8.5 Electrical Circuit for Operating Life Tests

A circuit for use in performing the operating life test is shown in Figure 5(b) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

Not applicable.



**TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING
- d.c. PARAMETERS**

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST) (NOTE 1)	CHANGE LIMITS (Δ)	LIMITS		UNIT
							MIN	MAX	
1	Functional Test 1	-	-	-	Verify Programmed Truth Table $V_{IL} = 0V$, $V_{IH} = 4.5V$ $V_{CC} = 4.5V$, GND = 0V	-	-	-	-
2	Functional Test 2	-	-	-	Verify Programmed Truth Table $V_{IL} = 0V$, $V_{IH} = 5.5V$ $V_{CC} = 5.5V$, GND = 0V	-	-	-	-
3	Supply Current	I_{CC}	3005	4(a)	V_{IN} (All Inputs) = 0V All Outputs Open $V_{CC} = 5.5V$, GND = 0V (Pin 20)	± 22	-	220	mA
4 to 13	Input Current to Low Level	I_{IL}	3009	4(b)	V_{IN} (Under Test) = 0.4V V_{IN} (Remaining Inputs) = 5.5V $V_{CC} = 5.5V$, GND = 0V (Pins 1-2-3-4-5-6-7-8-9-11)	± 20	-	-200	μA
14 to 21	Input Current to High Level 1	I_{IH1}	3010	4(c)	V_{IN} (Under Test) = 2.7V V_{IN} (Remaining Inputs) = 0V $V_{CC} = 5.5V$, GND = 0V Variants 01 to 04 Variants 05 to 12 (Pins 2-3-4-5-6-7-8-9)	± 2.0 ± 2.5	-	20 25	μA
22 to 23	Input Current to High Level 2	I_{IH2}	3010	4(c)	V_{IN} (Under Test) = 2.7V V_{IN} (Remaining Inputs) = 0V $V_{CC} = 5.5V$, GND = 0V Variants 01 to 04 Variants 05 to 12 (Pins 1-11)	± 5.0 ± 2.5	-	50 25	μA
24 to 31	Input Current to High Level 3	I_{IH3}	3010	4(c)	V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V $V_{CC} = 5.5V$, GND = 0V Variants 01 to 04 Variants 05 to 08 Variants 09 to 12 (Pins 2-3-4-5-6-7-8-9)	- - -	-	100 200 1.0	μA μA mA

NOTES: See Page 49.

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING
- d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST) (NOTE 1)	CHANGE LIMITS (Δ)	LIMITS		UNIT
							MIN	MAX	
32 to 33	Input Current to High Level 4	I_{IH4}	3010	4(c)	V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V V_{CC} = 5.5V, GND = 0V Variants 01 to 08 Variants 09 to 12 (Pins 1-11)	- -	- -	200 1.0	μ A mA
34 to 41	Output Voltage Low Level	V_{OL}	3007	4(d)	V_{IL} = 0.8V, V_{IH} = 2.0V I_{OL} = 12mA V_{CC} = 4.5V, GND = 0V Note 2 (Pins 12-13-14-15-16-17-18-19)	\pm 0.05	-	0.5	V
42 to 49	Output Voltage High Level	V_{OH}	3006	4(e)	V_{IL} = 0.8V, V_{IH} = 2.0V I_{OH} = 2.0mA V_{CC} = 4.5V, GND = 0V Note 2 (Pins 12-13-14-15-16-17-18-19)	\pm 0.24	2.4	-	V
50 to 55	Output Leakage to Current Third State 1 (High Level Applied)	I_{OZH1}	3006	4(f)	V_{IL} = 0.8V, V_{IN} = 2.0V V_{OUT} = 2.7V V_{CC} = 5.5V, GND = 0V Notes 2 and 3 (Pins 13-14-15-16-17-18)	\pm 10	-	100	μ A
56 to 57	Output Leakage to Current Third State 2 (High Level Applied)	I_{OZH2}	3006	4(f)	V_{IL} = 0.8V, V_{IH} = 2.0V V_{OUT} = 2.7V V_{CC} = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 12 Note 2 (Pins 12-19)	\pm 2.0 \pm 10	- -	20 100	μ A
58 to 63	Output Leakage to Current Third State 1 (Low Level Applied)	I_{OZL1}	3006	4(g)	V_{IL} = 0.8V, V_{IN} = 2.0V V_{OUT} = 0.4V V_{CC} = 5.5V, GND = 0V Notes 2 and 3 (Pins 13-14-15-16-17-18)	\pm 25	-	- 250	μ A
64 to 65	Output Leakage to Current Third State 2 (Low Level Applied)	I_{OZL2}	3006	4(g)	V_{IL} = 0.8V, V_{IH} = 2.0V V_{OUT} = 0.4V V_{CC} = 5.5V, GND = 0V Variants 01 to 04 Variants 05 to 12 Note 2 (Pins 12-19)	\pm 2.0 \pm 10	- -	- 20 - 100	μ A

NOTES: See Page 49.

**TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING
- d.c. PARAMETERS (CONT'D)**

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST) (NOTE 1)	CHANGE LIMITS (Δ)	LIMITS		UNIT
							MIN	MAX	
66 to 81	Input Clamp Voltage	V_{IC}	-	4(h)	I_{IN} (Under Test) = -18mA Remaining Inputs Open $V_{CC} = 4.5V$, GND = 0V (Pins 1-2-3-4-5-6-7-8-9-11-13-14-15-16-17-18)	-	-	-1.5	V
82 to 89	Short Circuit Output Current	I_{OS}	3011	4(i)	$V_{IL} = 0.8V$, $V_{IH} = 2.0V$ V_{OUT} (Under Test) = 0.5V Remaining Outputs Open $V_{CC} = 5.5V$, GND = 0V Variants 01 to 08 Variants 09 to 12 Notes 2 and 4 (Pins 12-13-14-15-16-17-18-19)	- -	-30 -30	-250 -130	mA

NOTES

- To be performed on programmed devices only.
- The appropriate Truth Table for the programmed device shall be used.
- The measurement includes the input currents I_{IL} and I_{IH} .
- No more than one output should be shorted at a time and the duration shall not exceed 1 second.
- Measurements shall be performed on 100% basis go-no-go. The test pins given relate only to the Manufacturer's Qualification programme and shall be amended accordingly for other programmes.



**TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING
- a.c. PARAMETERS**

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST) (NOTE 1)	LIMITS		UNIT
						MIN	MAX	
90 to 93	Propagation Delay to Low to High (I1 to O1) (I2 to I/O6) (I/O2 to I/O6) (I/O3 to O1)	t _{PLH}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12 <u>Pins</u> 1 to 12 2 to 18 14 to 18 15 to 12	-	15 12 10	ns
94 to 97	Propagation Delay to High to Low (I1 to O1) (I2 to I/O6) (I/O2 to I/O6) (I/O3 to O1)	t _{PHL}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12 <u>Pins</u> 1 to 12 2 to 18 14 to 18 15 to 12	-	15 12 10	ns
98 to 100	Output Enable Time to High Impedance to Low Output (I4 to O1) (I5 to I/O1) (I/O1 to I/O4)	t _{PZL}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12 <u>Pins</u> 4 to 12 5 to 13 13 to 16	-	15 14 12	ns

NOTES: See Page 49.

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING
- a.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST) (NOTE 1)	LIMITS		UNIT
						MIN	MAX	
101 to 103	Output Enable Time to High Impedance to High Output (I4 to O1) (I5 to I/O1) (I/O1 to I/O4)	t _{PZH}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12 <u>Pins</u> 4 to 12 5 to 13 13 to 16	-	15 14 12	ns
104 to 106	Output Disable Time to Low Output to High Impedance (I4 to O1) (I5 to I/O1) (I/O1 to I/O4)	t _{PLZ}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12 <u>Pins</u> 4 to 12 5 to 13 13 to 16	-	15 12 10	ns
107 to 109	Output Disable Time to High Output to High Impedance (I4 to O1) (I5 to I/O1) (I/O1 to I/O4)	t _{PHZ}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Note 2 V _{CC} = 4.5V, GND = 0V Note 5 Variants 01 to 04 Variants 05 to 08 Variants 09 to 12 <u>Pins</u> 4 to 12 5 to 13 13 to 16	-	15 12 10	ns

NOTES: See Page 49.

APPENDIX 'A'

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

QUALIFICATION PROGRAMMING PATTERN

Variants 01 to 04
 Variants 05 to 08
 Variants 09 to 12

Family Code = 9A17
 Family Code = A117
 Family Code = 0B17

Checksum = 9AA0
 Checksum = 9AA0
 Checksum = 9AA0

QP20
 QF2048

L0000

PRODUCT LINES	INPUT LINES																															
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
0	1	1	1	1	1	1	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1	1	1	1	0	1	1	1	1
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2	0	1	0	1	0	1	0	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
3	0	1	0	1	0	1	0	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
4	0	1	0	1	0	1	0	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
5	0	1	0	1	0	1	0	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
6	0	1	0	1	0	1	0	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
7	0	1	0	1	0	1	0	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
8	1	1	1	1	1	1	1	1	1	0	1	1	1	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1
9	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0

L0320 (2)

10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
11	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
12	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
13	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
14	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
15	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
16	1	1	1	1	1	1	1	1	1	0	1	1	0	1	1	1	1	0	1	1	1	1	1	1	1	1	1	0	1	1	1	1
17	0	1	0	1	0	1	0	1	1	1	1	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
18	0	1	0	1	0	1	0	1	1	1	1	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
19	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

L0640 (2)

20	0	1	0	1	0	1	0	1	1	1	1	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
21	0	1	0	1	0	1	0	1	1	1	1	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
22	0	1	0	1	0	1	0	1	1	1	1	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
23	0	1	0	1	0	1	0	1	1	1	1	1	1	1	0	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
24	1	1	1	1	1	1	1	1	0	1	1	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1
25	0	1	0	1	0	1	0	1	1	1	0	1	1	1	1	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
26	0	1	0	1	0	1	0	1	1	1	0	1	1	1	1	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
27	0	1	0	1	0	1	0	1	1	1	0	1	1	1	1	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
28	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
29	0	1	0	1	0	1	0	1	1	1	0	1	1	1	1	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0

L0960 (2)

NOTES: See Page 53.

APPENDIX 'A'

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

QUALIFICATION PROGRAMMING PATTERN (CONT'D)

PRODUCT LINES	INPUT LINES																														
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
30	0	1	0	1	0	1	0	1	1	1	0	1	1	1	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
31	0	1	0	1	0	1	0	1	1	1	0	1	1	1	1	1	1	1	0	0	1	0	1	1	0	1	1	1	0	1	0
32	1	1	1	1	1	1	1	0	0	1	1	1	1	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1
33	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	1	1	0	1	0	1	0	1	0	1	0	1	0
34	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	1	1	0	1	0	1	0	1	0	1	0	1	0
35	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	1	1	0	1	0	1	0	1	0	1	0	1	0
36	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	1	1	0	1	0	1	0	1	0	1	0	1	0
37	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
38	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	1	1	0	1	0	1	0	1	0	1	0	1	0
39	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	1	1	0	1	0	1	0	1	0	1	0	1	0
L1280 (2)																															
40	1	1	1	1	1	1	1	0	0	1	1	1	1	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
41	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	0	1	0	1	1	1	0	1	0	1	0	1	0
42	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	0	1	0	1	1	1	0	1	0	1	0	1	0
43	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	0	1	0	1	1	1	0	1	0	1	0	1	0
44	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	0	1	0	1	1	1	0	1	0	1	0	1	0
45	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	0	1	0	1	1	1	0	1	0	1	0	1	0
46	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
47	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	0	1	0	1	1	1	0	1	0	1	0	1	0
48	1	1	1	1	1	1	1	0	0	1	1	1	0	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1
49	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	0	1	0	1	0	1	0	1	1	1	0	1	0
L1600 (2)																															
50	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	0	1	0	1	1	0	0	1	1	1	0	1	0
51	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	0	1	0	1	1	0	0	1	1	1	0	1	0
52	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	0	1	0	1	1	0	0	1	1	1	0	1	0
53	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	0	1	0	1	1	0	0	1	1	1	0	1	0
54	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	0	1	0	1	1	0	0	1	1	1	0	1	0
55	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
56	1	1	1	1	1	1	1	0	0	1	1	1	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
57	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
58	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	0	1	0	1	0	0	0	1	0	1	0	1	0
59	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	0	1	0	1	0	0	0	1	0	1	0	1	0
L1920 (2)																															
60	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0
61	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0
62	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0
63	1	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0

C9AA0

NOTES

1. 1 = Retained fuse, 0 = Blown fuse.
2. Intermediate sum.