

# european space agency agence spatiale européenne

Pages 1 to 28

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, BIPOLAR 4-BIT BI-DIRECTIONAL UNIVERSAL SHIFT REGISTER,

**BASED ON TYPE 54S194** 

ESA/SCC Detail Specification No. 9306/031



# space components coordination group

		Approved by					
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy				
Issue 2	April 1994	Pommer's	7. Leden				



PAGE

ISSUE 2

# **DOCUMENTATION CHANGE NOTICE**

Rev.	Rev.	Deference	CHANGE	Approved
Letter	Date	Reference	ltem	DCR No.
		This Issue supersed	es Issue 1 and incorporates all modifications defined in	
			and 'D' to Issue 1 and the following DCR's:-	
		Cover page		None
1		DCN Table 4(a)	a fined Material and/or Philip assessed for subtract	None
		Table 1(a)	: Lead Material and/or Finish amended for existing	22881
			Variants : Variants 11 and 12 added	22881
		Table 1(b)	: No. 2, in Remarks, Note No. amended to "1"	23573
		14010 1(0)	: No. 3, Characteristics, Symbol and Maximum Rating	221172
			amended	
			; , in Remarks, Note No. amended to "2"	23573
			: No. 6, existing temperature specified for DIL/FP	23573
			, new temperature and Note reference added for	23573
			CCP	
			: Note 1 renumbered as "2"	23573
			: Note 2 renumbered as "3" and text amended	23573
			: Note 3 renumbered as "1" : New Note 4 added	23573 23573
		Figures 2(a), (b)	: Drawing and Table amended	23373
		Figure 2(c)	: Imperial dimensions deleted	22881
		(-,	: Reference to Note 6 amended to "Note 10"	23644
		Figure 2(d)	: New figure added	22881
		Notes to Figures	: Title of the notes amended	22881
			: Note 1, last sentence added	22881
			: Notes 5 and 6, Imperial dimensions deleted	22881
			<ul><li>: Note 8, 'or terminals' added</li><li>: Note 9, rewritten</li></ul>	22881
			: Notes 11 and 12 added	22881 22881
		Figure 3(a)	: Figure for chip carrier package added	22881
		l .ga.o o(a)	: Subtitles added above both drawings	22881
			: Comparison table added	22881
			: Note 1 added	22881
		Figure 3(b)	: Notes corrected	23644/
		D 400	a DIND designation delete 1 MAI - M - 1 1	23650
		Para. 4.2.2	: PIND deviation deleted, "None" added	21048
		Para. 4.2.4 Para. 4.2.5	<ul><li>Deviation deleted, "None" added</li><li>Deviation deleted, "None" added</li></ul>	22919 22919
		Para. 4.3.2	: Paragraph rewritten	23460
			: Maximum weight limits amended	221047
		Para. 4.4.2	: Paragraph rewritten	22881
		Para. 4.5.2	: Paragraph rewritten	22881
		Para. 4.5.3	: Paragraph standardised	23644
		Para. 4.6.3	: "and functional test sequence" deleted	23644
		Para. 4.7.1	: "T <sub>amb</sub> " added before " + 22 ± 3°C"	23644
		Paras. 4.7.2 & 4.7.3	: In title and paragraph, "burn-in" amended to read "power burn-in"	23644
		Tables 2 and 3	: Nos. 2 to 11, in Conditions, V <sub>IN</sub> corrected to "2.7V"	23650
		<b> </b>	: Nos. 22 to 31, Test Method corrected	23650
		Table 2	: No. 54, Limits amended	221172
			: Note 1 corrected	23650
		<u> </u>		



PAGE 2A ISSUE 2

# **DOCUMENTATION CHANGE NOTICE**

	DOCOMENTATION CHANGE NOTICE					
Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.		
		Table 3 Para. 4.8 Para. 4.8.2 Para. 4.8.5 Table 6	<ul><li>: No. 54, Characteristics, Test Conditions and Limits amended</li><li>: Title amended</li></ul>	221172 23644 23650 23650 23650		



PAGE 3

ISSUE 2

# TABLE OF CONTENTS

1.	GENERAL	<u>Page</u> 5
1.1 1.2 1.3 1.4 1.5	Scope Component Type Variants Maximum Ratings Parameter Derating Information Physical Dimensions Pin Assignment	5 5 5 5 5 5
1.7 1.8 1.9	Truth Table Circuit Schematic Functional Diagram	5 5 5
2.	APPLICABLE DOCUMENTS	15
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	15
4.	REQUIREMENTS	15
4.1	General	15
4.2	Deviations from Generic Specification	15
4.2.1	Deviations from Special In-process Controls	15
4.2.2	Deviations from Final Production Tests	15
4.2.3	Deviations from Burn-in Tests	15
4.2.4	Deviations from Qualification Tests	15
4.2.5	Deviations from Lot Acceptance Tests	15
4.3	Mechanical Requirements	16
4.3.1	Dimension Check	16
4.3.2	Weight	16
4.4	Materials and Finishes	16
4.4.1	Case	16
4.4.2	Lead Material and Finish	16
4.5	Marking	16
4.5.1	General	16
4.5.2	Lead Identification	16
4.5.3	The SCC Component Number	17
4.5.4	Traceability Information	17
4.6	Electrical Measurements	17
4.6.1	Electrical Measurements at Room Temperature	17
4.6.2	Electrical Measurements at High and Low Temperatures	17
4.6.3	Circuits for Electrical Measurements	17
4.7	Burn-in Tests	17
4.7.1	Parameter Drift Values	17
4.7.2	Conditions for Power Burn-in	17
4.7.3	Electrical Circuits for Power Burn-in	17
4.8	Environmental and Endurance Tests	26
4.8.1	Electrical Measurements on Completion of Environmental Tests	26
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	26
4.8.3	Electrical Measurements on Completion of Endurance Tests	26
4.8.4	Conditions for Operating Life Tests	26
4.8.5	Electrical Circuits for Operating Life Tests	26
4.8.6	Conditions for High Temperature Storage Test	26



PAGE 4 ISSUE 2

TABL	<u>ES</u>	Page
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, D.C. Parameters	18
6	Electrical Measurements at Room Temperature, A.C. Parameters	19
3	Electrical Measurements at High and Low Temperatures	20
4	Parameter Drift Values	24
5	Conditions for Power Burn-in and Operating Life Test	24
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Tests	27
FIGUE	RES	
1	Not applicable	N/A
2	Physical Dimensions	7
3(a)	Pin Assignment	12
3(b)	Truth Table	13
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	14
4	Circuits for Electrical Measurements	21
5	Electrical Circuit for Power Burn-in and Operating Life Test	25
APPE	NDICES (Applicable to specific Manufacturers only)	
<u>'Δ'</u>	Agreed Deviations for Texas Instruments (F)	28



PAGE

ISSUE 2

5

#### 1. **GENERAL**

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, bipolar, Schottky 4-Bit Bi-directional Universal Shift Register, based on Type 54S194. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

#### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 TRUTH TABLE

As per Figure 3(b).

#### 1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).



PAGE 6

ISSUE 2

#### **TABLE 1(a) - TYPE VARIANTS**

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	D7
02	FLAT	2(a)	G4
05	DIL	2(b)	D7
06	DIL	2(b)	G4
07	DIL	2(c)	D7
08	DIL	2(c)	D3 or D4
11	CCP	2(d)	7
12	CCP	2(d)	4

## TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V <sub>CC</sub>	-0.5 to 7.0	٧	-
2	Input Voltage	V <sub>IN</sub>	-0.5 to 5.5	٧	Note 1
3	Device Dissipation	PD	605	mWdc	Note 2
4	Operating Temperature Range	T <sub>op</sub>	- 55 to + 125	°C	-
5	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	<del>-</del>
6	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 265 + 245	°C	Note 3 Note 4

#### **NOTES**

- 1. Input current limited to -18mA.
- 2. Must withstand added  $P_D$  due to short circuit conditions (i.e.  $I_{OS}$ ) at one output for 5 seconds.
- 3. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 4. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE

ISSUE 2

## FIGURE 2 - PHYSICAL DIMENSIONS

# FIGURE 2(a) - FLAT PACKAGE



SYMBOL	MILLIM	ETRES	NOTES
STWIBOL	MIN	MAX	NOTES
Α	1.27	2.03	
b	0.38	0.56	8
С	0.08	0.23	8
D	9.42	10.16	4
E	6.27	7.24	
E1	7.00 TY	/PICAL	4
е	1.27 T\	/PICAL	5, 9
L	7.87	8.89	8
L1	23.88	24.38	
Q	0.51	1.02	2
S	0.25	0.64	7

NOTES: See Page 11.




PAGE

ISSUE 2

8

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(b) - DUAL-IN-LINE PACKAGE



SYMBOL	MILLIM	NOTES	
STIVIBOL	MIN	MAX	NOTES
Α	-	5.08	
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	19.18	19.94	4
E	6.22	7.62	4
E1	7.37	8.13	
е	2.54 T	PICAL	6, 9
F	1.27 T	YPICAL	
н	0.76	-	
L ·	3.30	5.08	8
Q	0.51	•	3
S	0.38	1.27	7
α	0°	15°	10

NOTES: See Page 11.




PAGE

ISSUE 2

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(c) - DUAL-IN-LINE PACKAGE



SYMBOL	MILLIM	NOTES	
STINIBOL	MIN.	MAX.	NOTES
Α	-	5.08	-
b	0.36	0.58	8
b1	0.76	1.78	8
С	0.20	0.38	8
D	18.80	22.10	-
E	5.59	7.87	-
E1	7.37	8.13	4
е	2.54 T	PICAL	6, 9
L	3.18	5.08	-
Q	0.38	2.03	3
S	0.25	1.35	7
α	0°	15°	10




PAGE 10

ISSUE 2

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(d) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE)



SYMBOL	MILLIM	NOTES	
STIVIBOL	MIN.	MAX.	NOTES
Α	8.687	9.093	-
В	7.798	9.093	-
С	0.250	0.510	11
D	0.889	1.143	12
E	1.140	1.400	8
F	0.559	0.712	8
·G	1.27 TY	5, 9	
H	1.630	2.540	-

NOTES: See Page 11.



PAGE 11

ISSUE 2

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(d)

- 1. Index area: a notch or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(d).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 14 spaces for flat and dual-in-line packages.16 spaces for chip carrier packages.
- 10. Lead centre when  $\alpha$  is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




PAGE 12


ISSUE 2

#### FIGURE 3(a) - PIN ASSIGNMENT





#### **CHIP CARRIER PACKAGE**



(TOP VIEW)

#### FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

(TOP VIEW)

FLAT PACKAGE AND

**DUAL-IN-LINE PIN OUTS** CHIP CARRIER PIN OUTS 

#### **NOTES**

1. All references throughout this specification relate to FLAT/DIL packages only.



PAGE 13

ISSUE 2

#### FIGURE 3(b) - TRUTH TABLE (FUNCTIONAL TABLE)

	INPUTS								OUTI	PUTS			
CLEAR	МО	DE	CLOCK	SE	RIAL		PARA	LLEL			_		_
OLEAN	S1	S0	OLOGK	LEFT	RIGHT	Α	В	С	D	$Q_A$	$Q_B$	$Q_{C}$	$Q_D$
L	Х	Χ	Х	Χ	Х	Х	Χ	Χ	Χ	L	L	L	L
Н	X	Χ	L	Х	Х	Х	Χ	X	Χ	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$
Н	Н	Н	1	Х	X	а	b	С	d	а	b	С	d
Н	L	Н	<b>↑</b>	Х	Н	Х	X	Χ	Χ	Н	$Q_{An}$	$Q_{Bn}$	Q <sub>Cn</sub>
Н	L	Н	1	Х	L	Х	Χ	Χ	Χ	L	$Q_{An}$	$Q_{Bn}$	Q <sub>Cn</sub>
Н	Η	L	<b>↑</b>	Н	Х	Х	X	Χ	Χ	$Q_{Bn}$	$\mathbf{Q}_{\mathbf{C}\mathbf{n}}$	$Q_{Dn}$	Н
Н	Н	L	<b>↑</b>	L	Х	Х	Χ	Χ	Χ	$Q_{Bn}$	$Q_{Cn}$	$Q_{Dn}$	L
Н	L	L	Х	Х	X	Х	Χ	Χ	Χ	$Q_{A0}$	Q <sub>B0</sub>	$Q_{C0}$	$Q_{D0}$


#### **NOTES**

- 1. Logic Level Definitions: L = Low Level, H = High Level, X = Don't Care.
- 2. 


  † = Transition from Low to High Level.
- 3. a,b,c,d = the level of steady state input at A, B, C or D respectively.
- 4.  $Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0}$ , = the level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ , or  $Q_D$  respectively, before the indicated conditions were established.
- 5.  $Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn}$  = the level of  $Q_A$ ,  $Q_B$ , or  $Q_C$  respectively, before the most recent transition of the clock.

#### FIGURE 3(c) - CIRCUIT SCHEMATIC

#### **EQUIVALENT OF EACH INPUT**



## TYPICAL OF ALL OUTPUTS






PAGE 14

ISSUE 2

## FIGURE 3(d) - FUNCTIONAL DIAGRAM





PAGE 15

ISSUE 2

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

V<sub>IC</sub> = Input Clamp Voltage.

V<sub>CC</sub> = Supply Voltage.

#### 4. REQUIREMENTS

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

#### 4.2.1 Deviations from Special In-process Controls

None.

#### 4.2.2 Deviations from Final Production Tests (Chart II)

None.

#### 4.2.3 Deviations from Burn-in Tests (Chart III)

- (a) Para. 7.1.1(a), "High Temperature Reverse Bias" test and subsequent electrical measurements related to this test shall be omitted.
- (b) Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form is required.

#### 4.2.4 Deviations from Qualification Tests (Chart IV)

None.

#### 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.



PAGE 16

ISSUE 2

#### 4.3 <u>MECHANICAL REQUIREMENTS</u>

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.7 grammes for the flat package, 2.2 grammes for the dual-in-line package and 0.6 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be either Type 'D' or Type 'G' with either Type '3 or 4', Type '4' or Type '7' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages, the finish shall be either Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(d).



PAGE 17

ISSUE 2

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>930603102B</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 <u>ELECTRICAL MEASUREMENTS</u>

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb}$  = +125 and -55 °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb}$  = +22±3 °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

#### 4.7.3 <u>Electrical Circuits for Power Burn-in</u>

Circuits for use in performing the power burn-in tests are shown in Figure 5 of this specification.

PAGE 18

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS

No.	CHADACTEDISTICS	PACTERISTICS SYMBOL MET		TEST ETHOD TEST	TEST CONDITIONS	LIMITS		
NO.	OFFANACTERISTICS	STWIBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 11	Input Current High Level 1	l <sub>IH1</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 2.7V (Pins 1-2-3-4-5-6-7-9-10- 11)	-	50	μА
12 to 21	Input Current High Level 2 (Max. Input Voltage)	l <sub>IH2</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 5.5V (Pins 1-2-3-4-5-6-7-9-10- 11)	-	1.0	mA
22 to 31	Input Clamp Voltage	V <sub>IC</sub>	3008	4(b)	$V_{CC}$ = 4.5V, $I_{IN}$ = $-18$ mA Note 2 (Pins 1-2-3-4-5-6-7-9-10-11)	-	-1.2	V
32 to 41	Input Current Low Level	l <sub>IL</sub>	3009	4(c)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0.5V (Pins 1-2-3-4-5-6-7-9-10- 11)	_	-2.0	mA
42 to 45	Output Voltage Low Level	V <sub>OL</sub>	3007	4(d)	$V_{CC} = 4.5V$ , $V_{IL} = 0.8V$ $V_{IH} = 2.0V$ , $I_{OL} = 20mA$ (Pins 12-13-14-15)	-	0.5	٧
46 to 49	Output Voltage High Level	V <sub>OH</sub>	3006	4(e)	$V_{CC}$ = 4.5V, $V_{IL}$ = 0.8V $V_{IH}$ = 2.0V, $I_{OH}$ = -1.0mA (Pins 12-13-14-15)	2.5	-	V
50 to 53	Short Circuit Output Current	los	3011	4(f)	V <sub>CC</sub> = 5.5V Note 3 (Pins 12-13-14-15)	-40	<b>– 100</b>	mA
54	Supply Current	lcc	3005	4(g)	V <sub>CC</sub> = 5.5V Note 4 (Pin 16)	•	110	mA

NOTES: See Page 19.



PAGE 19

ISSUE 2

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD		TEST CONDITIONS (PINS UNDER TEST)	LIMITS		LINDT
NO.	CHARACTERISTICS	STINDOL	MIL-STD 883	FIG.	(NOTE 5)	MIN	MAX	UNIT
55 to 58	Propagation Delay, Low to High Level, from Clock to Output	<sup>t</sup> PLH	3003	4(h)	$V_{CC}$ = 5.0V $R_{L}$ = 280 $\Omega$ $C_{L}$ = 15pF (Pins 12-13-14-15)	-	12	ns
59 to 62	Propagation Delay, High to Low Level, from Clock to Output	t <sub>PHL1</sub>	3003	4(h)	$V_{CC}$ = 5.0V $R_L$ = 280 $\Omega$ $C_L$ = 15pF (Pins 12-13-14-15)	-	17	ns
63 to 66	Propagation Delay, High to Low Level, from Clear to Output	t <sub>PHL2</sub>	3003	4(h)	$V_{CC}$ = 5.0V $R_{L}$ = 280 $\Omega$ $C_{L}$ = 15pF (Pins 12-13-14-15)	-	19	ns

#### NOTES

- 1. Go-no-go test with  $V_{IL} = 0.3V$ ,  $V_{IH} = 3.0V$ ,  $V_{CC} = 5.0V$ ; trip point 1.5V.
- 2. All inputs and outputs not under test shall be open.
- 3. No more than 1 output should be shorted at a time, and only for 1 second maximum.
- 4. With all outputs open and 4.5V applied to all Data and Clear inputs, I<sub>CC</sub> is measured after a momentary ground, then 4.5V is applied to Clock.
- 5. Propagation delay measurements shall be performed as a go-no-go test on a 100% basis. Read-and-record measurements shall be performed on an LTPD7 sample basis following the Chart III Burn-in Test.



PAGE 20

ISSUE 2

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, $\pm 125(\pm 0-5)$ °C AND $\pm 55(\pm 5-0)$ °C

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST			IITS	UNIT
	0.000	07.W302	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	ONT
1	Functional Test	-	-	3(b)	Verify Truth Table with Load. Note 1	-	-	-
2 to 11	Input Current High Level 1	l <sub>IH1</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 2.7V (Pins 1-2-3-4-5-6-7-9-10- 11)	-	50	μА
12 to 21	Input Current High Level 2 (Max. Input Voltage)	l <sub>IH2</sub>	3010	4(a)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 5.5V (Pins 1-2-3-4-5-6-7-9-10- 11)	-	1.0	mA
22 to 31	Input Clamp Voltage	V <sub>IC</sub>	3008	4(b)	$V_{CC}$ = 4.5V, $I_{IN}$ = $-$ 18mA Note 2 (Pins 1-2-3-4-5-6-7-9-10- 11)	-	-1.2	V
32 to 41	Input Current Low Level	lıL	3009	4(c)	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0.5V (Pins 1-2-3-4-5-6-7-9-10- 11)	-	-2.0	mA
42 to 45	Output Voltage Low Level	V <sub>OL</sub>	3007	<b>4</b> (d)	$V_{CC}$ = 4.5V, $V_{IL}$ = 0.8V $V_{IH}$ = 2.0V, $I_{OL}$ = 20mA (Pins 12-13-14-15)	_	0.5	V
46 to 49	Output Voltage High Level	V <sub>OH</sub>	3006	4(e)	$V_{CC}$ = 4.5V, $V_{IL}$ = 0.8V $V_{IH}$ = 2.0V, $I_{OH}$ = $-$ 1.0mA (Pins 12-13-14-15)	2.5	-	V
50 to 53	Short Circuit Output Current	los	3011	4(f)	V <sub>CC</sub> = 5.5V Note 3 (Pins 12-13-14-15)	-40	-100	mA
54	Supply Current	lcc	3005	4(g)	V <sub>CC</sub> = 5.5V Note 4 (Pin 16)		110	mA

NOTES: See Page 19.




PAGE 21

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

#### FIGURE 4(a) - HIGH LEVEL INPUT CURRENT

#### FIGURE 4(b) - INPUT CLAMP VOLTAGE




#### **NOTES**


1. Each input to be tested separately.

#### **NOTES**

1. Each input to be tested separately.


#### FIGURE 4(c) - LOW LEVEL INPUT CURRENT





#### **NOTES**

1. Each input to be tested separately.



#### **NOTES**

1. Test per Truth Table.




PAGE 22

ISSUE 2

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(e) - HIGH LEVEL OUTPUT VOLTAGE

#### FIGURE 4(f) - SHORT CIRCUIT OUTPUT CURRENT



#### **NOTES**

1. Test per Truth Table.

#### **NOTES**


- 1. Test Per Truth Table.
- 2. No more than one output should be shorted at a time.
- 3. Inputs and data inputs corresponding to outputs under test = 4.5V; other data inputs = 0V.

Apply input pulse

2.5 to 5.5V max.

to Clock and Clear

#### FIGURE 4(g) - SUPPLY CURRENT



#### **NOTES**

1. See Note 4 to Table 2.




PAGE 23

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


#### FIGURE 4(h) - DYNAMIC TEST AND SWITCHING WAVEFORMS



#### TEST TABLE FOR SYNCHRONOUS INPUTS

DATA INPUT FOR TEST	S1	S0	OUTPUT TESTED (NOTE 6)
Α	4.5V	4.5V	QA at t <sub>n+1</sub>
В	4.5V	4.5V	QB at t <sub>n+1</sub>
С	4.5V	4.5V	QC at t <sub>n+1</sub>
D	4.5V	4.5V	QD at t <sub>n+1</sub>
L Serial Input	4.5V	0V	QA at t <sub>n+4</sub>
R Serial Input	0V	4.5V	QD at t <sub>n+4</sub>

#### ....



#### **NOTES**

- 1. The clock pulse generator has the following characteristics:  $Z_{OUT} = 50\Omega$ , PRR < 1.0MHz,  $t_r$  < 2.5ns and  $t_f$  < 2.5ns.
- 2. All diodes are 1N916 or 1N3064.
- 3.  $C_L = 15pF$  and includes probe and jig capacitance.
- 4. A Clear pulse is applied prior to each test.
- 5. Propagation delay times (t<sub>PLH</sub> and t<sub>PHL</sub>) are measured at t<sub>n+1</sub>. Proper shifting of data is verified at t<sub>n+4</sub> with a functional test.
- 6.  $t_n$  = bit time before clocking transition.  $t_{n+1}$  = bit time after 1 clocking transition.
  - $t_{n+4}$  = bit time after 4 clocking transitions.



PAGE 24

#### **TABLE 4 - PARAMETER DRIFT VALUES**

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2 to 11	Input Current High Level 1	H1	As per Table 2	As per Table 2	±20 or (1) ±10	% µА
32 to 41	Input Current Low Level	liL	As per Table 2	As per Table 2	± 200	μΑ
42 to 45	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	±60	mV
46 to 49	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	± 240	mV

#### **NOTES**

#### TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0 – 5)	°C
2	Power Supply Voltage	V <sub>CC</sub>	5(+0.5-0)	٧
3	Pulse Voltage	V <sub>GEN</sub>	0.5 max. to 3.0 min.	٧
4	Frequency	f GEN1 GEN2	100 50 (Note 1)	Hz
5	Fan-out	-	10	<u>-</u>
6	Rise Time	t <sub>r</sub>	50 max.	μs
7	Fall Time	t <sub>f</sub>	50 max.	μs
8	Duty Cycle	-	20 min.	%

#### **NOTES**


1. Tolerance ±10%.

<sup>1.</sup> Whichever is greater, referred to the initial value.

PAGE 25

ISSUE 2

## FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



 $\frac{\text{NOTES}}{1. \quad R = 220\Omega}.$ 



PAGE 26

ISSUE 2

# 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 19000)</u>

#### 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 31$ °C.

#### 4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

#### 4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5 of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be  $T_{amb} = +150(+0-5)$  °C.



PAGE 27

ISSUE 2

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTS

No.	CHADACTEDISTICS	CHARACTERISTICS SYMBOL		TEST	CHAN	UNIT	
NO.	O IAI VAOTEI IIOTIOO	STINDOL	TEST METHOD   CONDITIONS		(Δ)	ABSOLUTE	ONIT
2 to 11	Input Current High Level 1	l <sub>IH1</sub>	As per Table 2	As per Table 2	±10	-	μА
12 to 21	Input Current High Level 2 (Max. Input Voltage)	l <sub>IH2</sub>	As per Table 2	As per Table 2	1	1.0	mA
32 to 41	Input Current Low Level	Iμ	As per Table 2	As per Table 2	±200	-	μА
42 to 45	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	± 60	-	mV
46 to 49	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	± 240	-	mV
54	Supply Current	l <sub>CC</sub>	As per Table 2	As per Table 2	± 20	-	%



PAGE 28

ISSUE 2

# APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS					
Para. 4.2.1	Scanning Electron Microscope (SEM) Inspection may be performed using TIF document TIF 3.61.610.001.					
Para. 4.2.2	Prior to Die Shear Test TIF may perform a Radiographic Inspection on the randomly chosen samples to be subjected to this test, using TIF document TIF 50.42-3002.					
Para. 4.2.3	Radiographic Inspection may be performed using TIF document TIF 50.42-3002.					