

european space agency agence spatiale européenne

Pages 1 to 39

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS QUAD 2-INPUT NOR GATES, BASED ON TYPE 54HCT02

ESA/SCC Detail Specification No. 9201/133



space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 1	May 1993	Tomores	- I talk
Revision 'A'	March 1994	Tomomens	I. lub
Revision 'B'	October 2001	71.360	Am



Rev. 'B'

PAGE 2

ISSUE 1

DOCUMENTATION CHANGE NOTICE

	DOCUMENTATION CHANGE NOTICE				
Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.		
'A'	Mar. '94	Cover Page DCN P8. Figure 2(b) : Drawing amended. : Dimension F Max. amended. P13. Notes : Note 13 added. P37. Figure 6 : Part Type corrected. Table 7 : No. 40, Absolute Min. and Max. Limits amended.	None None 23541 23541 23541 23641 221107		
'B'	Oct. '01	P1. Cover page P2. DCN P4. T of C P5. Para. 1.3 P6. Table 1(a) P7. Figure 2(a) P9. Figure 2(c) P13. Notes to Figures P14. Figure 2(g) P15. Para. 4.3.2 P16. Table 1(a) P7. Figure 2(c) P17. Notes to Figures P18. Figure 2(g) P19. Notes to Figures P19. Notes to P19. Notes	None None 221603 221566 221566 221566 221566 221566 221566 221566 221566 221566 221603 221603		



PAGE 3 ISSUE 1

1/133

TABLE OF CONTENTS

1.	GENERAL	<u>Page</u> 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input and Output Protection Networks	5
2.	APPLICABLE DOCUMENTS	17
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	17
4.	REQUIREMENTS	17
4.1	General	17
4.2	Deviations from Generic Specification	17
4.2.1	Deviations from Special In-process Controls	17
4.2.2	Deviations from Final Production Tests	17
4.2.3	Deviations from Burn-in Tests	17
4.2.4	Deviations from Qualification Tests	17
4.2.5	Deviations from Lot Acceptance Tests	18
4.3	Mechanical Requirements	18
4.3.1	Dimension Check	18
4.3.2	Weight	18
4.4	Materials and Finishes	18
4.4.1	Case	18
4.4.2	Lead Material and Finish	18
4.5	Marking	18
4.5.1	General	18
4.5.2	Lead Identification	18
4.5.3	The SCC Component Number	19
4.5.4	Traceability Information	19
4.6	Electrical Measurements	19
4.6.1	Electrical Measurements at Room Temperature	19
4.6.2	Electrical Measurements at High and Low Temperatures	19
4.6.3	Circuits for Electrical Measurements	19
4.7	Burn-in Tests	19
4.7.1	Parameter Drift Values	19
4.7.2	Conditions for H.T.R.B. and Power Burn-in	19
4.7.3	Electrical Circuits for H.T.R.B. and Power Burn-in	19
4.8	Environmental and Endurance Tests	35
4.8.1	Electrical Measurements on Completion of Environmental Tests	35
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	35
4.8.3	Electrical Measurements on Completion of Endurance Tests	' 35
4.8.4	Conditions for Operating Life Tests	35
4.8.5	Electrical Circuits for Operating Life Tests	35
4.8.6	Conditions for High Temperature Storage Test	35



'B'

ESA/SCC Detail Specification No. 9201/133

Rev. 'B'

PAGE 4

1

39

ISSUE

<u>Page</u> 4.9 **Total Dose Irradiation Testing** 35 4.9.1 Application 35 4.9.2 **Bias Conditions** 35 **Electrical Measurements** 4.9.3 35 **TABLES** 1(a) Type Variants 6 1(b) Maximum Ratings 6 Electrical Measurements at Room Temperature - d.c. Parameters 2 20 Electrical Measurements at Room Temperature - a.c. Parameters 23 3 Electrical Measurements at High and Low Temperatures 24 4 Parameter Drift Values 30 Conditions for Burn-in High Temperature Reverse Bias, N-Channels 5(a) 31 5(b) Conditions for Burn-in High Temperature Reverse Bias, P-Channels 31 Conditions for Power Burn-in and Operating Life Test 5(c) 32 Electrical Measurements on Completion of Environmental Tests and 6 36 at Intermediate Points and on Completion of Endurance Testing 7 Electrical Measurements During and on Completion of Irradiation Testing 37 **FIGURES** 1 Not applicable 2 **Physical Dimensions** 7 3(a) Pin Assignment 14 3(b)Truth Table 14 Circuit Schematic 3(c) 15 3(d) **Functional Diagram** 15 Input and Output Protection Networks 3(e) 16 4 Circuits for Electrical Measurements 26 5(a) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels 33 5(b) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels 33 5(c) Electrical Circuit for Power Burn-in and Operating Life Test 34 6 Bias Conditions for Irradiation Testing 37 APPENDICES (Applicable to specific Manufacturers only) 'A' AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F) 38

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)



Rev. 'B'

PAGE 5

ISSUE 1

1. **GENERAL**

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS Quad 2-Input NOR Gate, having fully buffered outputs, based on Type 54HCT02. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 <u>COMPONENT TYPE VARIANTS</u>

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



Rev. 'B'

PAGE 6 ISSUE 1

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	- G4
05	CHIP CARRIER	2(c)	2
06	FLAT	2(d)	G4
07	D.I.L.	2(e)	G4
08	CHIP CARRIER	2(f)	7
09	CHIP CARRIER	2(f)	4
10	SO CERAMIC	2(g)	G2
11	SO CERAMIC	2(g)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V_{DD}	-0.5 to +7.0	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Notes 1, 2
3	Output Voltage	V _{OUT}	-0.5 to V _{DD} + 0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	P _D	275	mW	Note 4
5	Supply Current	I _{DDop}	50	mA	
6	Operating Temperature Range	T _{op}	-55 to +125	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	-65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C °C	Note 5 Note 6

<u>NOTES</u>

- Device is functional for 4.5V≤V_{DD}≤5.5V.
- 2. Input current limited to $I_{IC} = \pm 20 \text{mA}$.
- 3. Output current limited to $I_{OUT} = \pm 25mA$.
- 4. The maximum device dissipation is determined by I_{DDop} max. (50mA) × 5.5V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.




Rev. 'B'


PAGE 7

ISSUE

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 14-PIN





SYMBOL	MILLIMETRES		NOTES
STMBOL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.10	0.15	8
E	7.50	7.75	
F	1.27	TYPICAL	5, 9
G	0.38	0.48	8
Н	6.0	-	8
L	18.75	22.0	
М	0.33	0.43	,
N	4.31	TYPICAL	




Rev. 'A'

PAGE 8

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBOL	MIN	MAX	NOTES
Α	2.10	2.54	
a1	3.0	3.70	
a2	0.63	1.14	3
В	1.82	2.23	
b	0.40	0.50	8
b1	0.20	0.30	8
D	18.79	19.20	
Е	7 36	7.87	
е	2.54 T	/PICAL	6,9
e1	15.11	15.37	
e2	7 62	8.12	
F	7 11	7.75	
1	-	3 70	
K	10 90	12 10	
ℓ	1.27 T\	/PICAL	8

NOTES: See Page 13




Rev. 'B'

PAGE 9

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL




DIMENSIONS	MILLIM	MILLIMETRES	
	MIN	MAX	NOTES
A A1 B C C ₁ D	1.14 1.63 0.55 1.06 1.91 8.67	1.95 2.36 0.72 1.47 2.41 9.09	3 3
D1 d, d1 d2 E	7.21 1.27 7.62 8.67	7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2	7.21 1.27 7.62	7.52 TYPICAL TYPICAL	4 '
f, g h, h1 j, j1	1.01 0.51	0.76 TYPICAL TYPICAL	6 5



PAGE 10 ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - FLAT PACKAGE, 14-PIN



SYMBOL	MILLIMETRES		NOTES
STWIBOL	MIN	MAX	NOTES
Α	1.27	2.03	
b	0.38	0.56	8
С	0.08	0.23	8
D	8.56	8.89	4
E	5.97	6.73	
E1	7.00 TYPICAL		4
е	1.27 TY	YPICAL	5, 9
L	6.86	8.00	8
L1	21.34	21.84	İ
Q	0.51	1.02	2
S	0.25	0.64	7




PAGE 11

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - DUAL-IN-LINE PACKAGE, 14-PIN



SYMBOL	MILLIMETRES		NOTES
STMBOL	MIN	MAX	NOTES
А	-	5.08	
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	19.18	19,94	4
Е	6.22	7.62	4
E1	7.37	8.13	
e	2.54 TY	PICAL	6, 9
F	1.27 T	PICAL	
H	0.76	-	8
L	3.30	5.08	8
Q	0.51	-	3
S	1.78	2.54	7
α	0°	15°	10





PAGE 12

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(f) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20-TERMINAL





SYMBOL	MILLIMETRES		NOTES
OTWIDOL	MIN	MAX	NOTES
Α	8.69	9.09	
В	7.80	9.09	
С	0.25	0.51	11
D	0.89	1.14	12
E	1.14	1.40	8
F	0.56	0.71	8
G	1.27 T	5, 9	
Н	1.63	2.54	



Rev. 'B'

PAGE 13

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(g) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figures 2(c) and 2(f).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25 mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 12 spaces for flat and SO and dual-in-line packages.16 spaces for chip carrier packages.
- 10. Lead centreline when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.
- 13. For all pins, either pin shape may be supplied.




Rev. 'B'

PAGE 13A

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(g) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN



SYMBOL	MILLIMETRES		NOTEO
STWIBOL.	MIN.	MÁX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	8
Е	7.50	7.75	
F	1.27 TY	PICAL	5, 9
G	0.38	0.48	8
Н	0.60	0.90	8
K	9.00 TYPICAL		
L	10	10.65	
M	0.33	0.43	
N	4.31 TYPICAL		




Rev. 'B'

PAGE 14

ISSUE 1


FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGE



TOP VIEW

CHIP CARRIER PACKAGE



TOP VIEW

FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND **DUAL-IN-LINE PIN OUTS** 1 2 3 5 9 12 10 11 13 14 CHIP CARRIER PIN OUTS 2 3 4 6 8 10 12 13 14 16 18 19 20

FIGURE 3(b) - TRUTH TABLE (EACH GATE)

INP	UTS	OUTPUT
Α	В	Y=A+B
Н	Х	L
Х	Н	L
L	L	н

NOTES

1. Logic Level Definitions: L=Low Level, H=High Level, X=Irrelevant.




PAGE 15 ISSUE 1

FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.

FIGURE 3(d) - FUNCTIONAL DIAGRAM



NOTES

1. Pin numbers shown are for DIP and FP.




PAGE 16


ISSUE 1

FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS

INPUT PROTECTION

OUTPUT PROTECTION






VARIANTS 01 TO 05

INPUT PROTECTION

OUTPUT PROTECTION



VARIANTS 06 TO 09



PAGE 17

ISSUE 1

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} - Input Clamp Voltage

I_{IC} Input Clamp Diode Current.

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

4.2.1 <u>Deviations from Special In-process Controls</u>

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on a lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

4.2.2 <u>Deviations from Final Production Tests</u> (Chart II)

None.

4.2.3 <u>Deviations from Burn-in Tests</u> (Chart III)

None.

4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.



Rev. 'B'

PAGE 18

ISSUE 1

4.2.5 <u>Deviations from Lot Acceptance Tests</u> (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package, 0.7 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2', Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figures 2(c) and 2(f).



PAGE 19

ISSUE

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	92011330	TRE
		TI
Detail Specification Number		
Type Variant (see Table 1(a))		
Testing Level (B or C, as applicable)		_]
Total Dose Irradiation Level (if applicable)		

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 <u>ELECTRICAL MEASUREMENTS</u>

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22±3 °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125(+0-5) °C and -55(+5-0) °C respectively.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 <u>BURN-IN TESTS</u>

4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22\pm3$ °C. The parameter drift values (Δ), applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values (Δ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 20

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

				Y			***************************************	
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	•	LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	
1	Functional Test 1	1	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.8V, \ V_{IH} = 2.0V$ $V_{DD} = 4.5V, \ V_{SS} = 0V$ $t_r = t_f < 500 \text{ns},$ $f = 10 \text{kHz (min.)}$ Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.8V, \ V_{IH} = 2.0V$ $V_{DD} = 5.5V, \ V_{SS} = 0V$ $t_r = t_f < 500ns,$ $f = 10kHz \ (min.)$ Note 1	-	-	-
3 to 4	Quiescent Current 1	l _{DD1}	3005	4(a)	V_{IL} = 0V, V_{IH} = 5.5V V_{DD} = 5.5V, V_{SS} = 0V All Outputs Open Note 2 (Pin D/F 14) (Pin C 20)	-	0.1	μА
5 to 6	Quiescent Current 2	I _{DD2}	3005	4(a)	$V_{IN(1A)}$ = 2.4V or 0.5V V_{IN} (Remaining Inputs) = 0V V_{DD} = 5.5V, V_{SS} = 0V All Outputs Open Note 2 (Pin D/F 14) (Pin C 20)	-	2.4	mA
7 to 14	Input Current Low Level	l _{IL}	3009	4(b)	V_{IN} (Under Test) = 0V V_{IN} (Remaining Inputs) = 5.5V V_{DD} = 5.5V, V_{SS} = 0V (Pins D/F 2-3-5-6-8-9-11-12) (Pins C 3-4-8-9-12-13-16-18)	-	- 50	nA
15 to 22	Input Current High Level	l _H	3010	4(c)	V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V V_{DD} = 5.5V, V_{SS} = 0V (Pins D/F 2-3-5-6-8-9-11-12) (Pins C 3-4-8-9-12-13-16-18)	-	50	nA



PAGE 21

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
	OVER INCOME THE PROPERTY.	OTNIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
23 to 26	Output Voltage Low Level 1	V _{OL1}	3007	4(d) Gate Under Test: $V_{\text{IN1}} = 2.0 \text{V}, \ V_{\text{IN2}} = 0.8 \text{V}$ $I_{\text{OL}} = 20 \mu \text{A}$ All Other Gates: $V_{\text{IN}} = 0 \text{V}$ $V_{\text{DD}} = 4.5 \text{V}, \ V_{\text{SS}} = 0 \text{V}$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)		-	0.1	V
27 to 30	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	Gate Under Test: $V_{IN1} = 2.0V$, $V_{IN2} = 0.8V$ $I_{OL} = 4.0mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	-	0.26	V
31 to 34	Output Voltage High Level 1	V _{OH1}	3006	4(e)	Gate Under Test: $V_{IN}=0.8V,\ I_{OH}=-20\mu A$ All Other Gates: $V_{IN}=0V$ $V_{DD}=4.5V,\ V_{SS}=0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	4.4	_	V
35 to 38	Output Voltage High Level 2	V _{OH2}	3006	4(e)			<u>-</u>	V
39	Threshold Voltage N-Channel	V_{THN}	-	4(f)	1A Input at Ground All Other Inputs: $V_{IN}=5.0V$ $V_{DD}=5.0V$, $I_{SS}=-10\mu$ A (Pin D/F 7) (Pin C 10)	- 0.25	- 1.45	V
40	Threshold Voltage P-Channel	V _{ТНР}	-	4(g)	1A Input at Ground All Other Inputs: $V_{IN} = -5.0V$ $V_{SS} = -5.0V$, $I_{DD} = 10\mu$ A (Pin D/F 14) (Pin C 20)	0.45	1.85	V
41 to 48	Input Clamp Voltage (to V _{SS}) -	V _{IC1}	-	4(h)	I_{IN} (Under Test) = -0.1 mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open (Pins D/F 2-3-5-6-8-9-11-12) (Pins C 3-4-8-9-12-13-16-18)	- 0.4	- 0.9	V



PAGE 22

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	UNIT	
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVIT
49 to 56	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(h)	I_{IN} (Under Test) = 0.1mA V_{DD} = 0V, V_{SS} = Open All Other Pins Open (Pins D/F 2-3-5-6-8-9-11-12) (Pins C 3-4-8-9-12-13-16-18)	0.4	0.9	V

NOTES

- 1. Maximum time to output comparator strobe 30µs.
- 2. Test each appropriate pattern of Figure 4(a).
- 3. Guaranteed but not tested.
- 4. Measurements shall be performed on 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.



PAGE 23 ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIM	IITS	UNIT
		OTNIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
57 to 64	Input Capacitance	C _{IN}	3012	4(i)	V _{IN} (Not Under Test) = 0Vdc V _{DD} = V _{SS} = 0V Note 3 (Pins D/F 2-3-5-6-8-9-11-12) (Pins C 3-4-8-9-12-13-16-18)	-	10	pF
65	Propagation Delay Low to High (1A to 1Y)	t _{PLH}	3003	4(j)	Gate Under Test: $V_{IN1} = \text{Pulse Generator}$ $V_{IN2} = 0V$ $V_{IN} \text{ (Remaining Inputs)} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 4 $\frac{\text{Pins D/F}}{2 \text{ to 1}} \qquad \frac{\text{Pins C}}{3 \text{ to 2}}$	-	20	ns
66	Propagation Delay High to Low (1A to 1Y)	t _{PHL}	3003	4(j)	Gate Under Test: V_{IN1} = Pulse Generator V_{IN2} = 0V V_{IN} (Remaining Inputs) = 0V V_{DD} = 4.5V, V_{SS} = 0V Note 4 $\frac{P_{INS}}{2}$ to 1 $\frac{P_{INS}}{3}$ to 2	-	20	ns
67	Transition Time Low to High	t _{TLH}	3004	4(j)	Gate Under Test: V _{IN1} = Pulse Generator V _{IN2} = 0V V _{IN} (Remaining Inputs) = 0V V _{DD} = 4.5V, V _{SS} = 0V Note 4 (Pin D/F 1) (Pin C 2)	-	15	ns
68	Transition Time High to Low	t⊤HL	3004	4(j)	Gate Under Test: V _{IN1} = Pulse Generator V _{IN2} = 0V V _{IN} (Remaining Inputs) = 0V V _{DD} = 4.5V, V _{SS} = 0V Note 4 (Pin D/F 1) (Pin C 2)	-	15	ns



PAGE 24
ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

	T							
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	,	LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	01411
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.8V, \ V_{IH} = 2.0V$ $V_{DD} = 4.5V, \ V_{SS} = 0V$ $t_r = t_f < 500 \text{ns},$ $f = 10 \text{kHz (min.)}$ Note 1	-	•	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.8V, \ V_{IH} = 2.0V$ $V_{DD} = 5.5V, \ V_{SS} = 0V$ $t_r = t_f < 500ns,$ $f = 10kHz \ (min.)$ Note 1	-	-	-
3 to 4	Quiescent Current 1	l _{DD1}	3005	4(a)	V_{IL} = 0V, V_{IH} = 5.5V V_{DD} = 5.5V, V_{SS} = 0V All Outputs Open Note 2 (Pin D/F 14) (Pin C 20)	-	2.0	μА
5 to 6	Quiescent Current 2	I _{DD2}	3005	4(a)	V _{IN(1A)} = 2.4V or 0.5V V _{IN} (Remaining Inputs) = 0V V _{DD} = 5.5V, V _{SS} = 0V All Outputs Open Note 2 (Pin D/F 14) (Pin C 20)	-	3.0	mA
7 to 14	Input Current Low Level	Ι _Ι L	3009	4(b)	V _{IN} (Under Test) = 0V V _{IN} (Remaining Inputs) = 5.5V V _{DD} = 5.5V, V _{SS} = 0V (Pins D/F 2-3-5-6-8-9-11-12) (Pins C 3-4-8-9-12-13-16-18)	·	- 1.0	μА
15 to 22	Input Current High Level	I _{IH}	3010	4(c)	V _{IN} (Under Test) = 5.5V V _{IN} (Remaining Inputs) = 0V V _{DD} = 5.5V, V _{SS} = 0V (Pins D/F 2-3-5-6-8-9-11-12) (Pins C 3-4-8-9-12-13-16-18)	-	1.0	μА



PAGE 25

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

		<u> </u>				1	" , , , , , , , , , , , , , , , , , , ,	
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	IITS	UNIT
			883		C = CCP)	MIN	MAX	
23 to 26	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	Gate Under Test: $V_{IN1} = 2.0V$, $V_{IN2} = 0.8V$ $I_{OL} = 20\mu A$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	-	0.1	V
27 to 30	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	Gate Under Test: $V_{IN1} = 2.0V$, $V_{IN2} = 0.8V$ $I_{OL} = 4.0mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	-	0.4	٧
31 to 34	Output Voltage High Level 1	V _{OH1}	3006	4(e)	Gate Under Test: $V_{IN} = 0.8V$, $I_{OH} = -20\mu A$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	4.4	-	V
35 to 38	Output Voltage High Level 2	V _{OH2}	3006	4(e)	Gate Under Test: $V_{IN}=0.8V,\ I_{OH}=-4.0\text{mA}$ All Other Gates: $V_{IN}=0V$ $V_{DD}=4.5V,\ V_{SS}=0V$ (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	3.7	-	V
41 to 48	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(h)	I_{IN} (Under Test) = -0.1 mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open (Pins D/F 2-3-5-6-8-9-11-12) (Pins C 3-4-8-9-12-13-16-18)	- 0.1	- 1.2	V
49 to 56	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(h)	I_{IN} (Under Test) = 0.1mA V_{DD} = 0V, V_{SS} = Open All Other Pins Open (Pins D/F 2-3-5-6-8-9-11-12) (Pins C 3-4-8-9-12-13-16-18)	0.1	1.2	V



PAGE 26

ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE


PATTERN		INPUTS							OUTPUTS		PACKAGE	DC SUPPLY			
NO.	2 3	3 4	5 8	6 9	8 12	9 13	11 16	12 18	1 2	4 6	10 14	13 19	DIL, FP CCP	7 10	14 20
1	1	1	1	1	1	1	1	1		OF	PEN			V _{SS}	V_{DD}
2	0	0	0	0	0	0	0	0		OF	EN			I	
3	Н	0	0	0	0	0	0	0		OF	PEN				
4	L	0	0	0	0	0	0	0		OF	PEN			↓	$ \downarrow $

NOTES

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: For Patterns 1 to 2, 1 = V_{IH} = V_{DD} , 0 = V_{IL} = V_{SS} . For Patterns 3 to 4, 0 = V_{IL} = V_{SS} , H = 2.4V, L = 0.5V.

FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



NOTES

1. Each input to be tested separately

NOTES

1. Each input to be tested separately.




PAGE 27


ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL

FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL





NOTES


1. Each output to be tested separately.


NOTES

1. Each output to be tested separately.

FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL








PAGE 28

ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(h) - INPUT CLAMP VOLTAGE



NOTES

1. Each input to be tested separately.

FIGURE 4(i) - INPUT CAPACITANCE



NOTES

- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.




PAGE 29

ISSUE


· .

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



NOTES

- 1. Pulse Generator $V_P = 0$ to V_{DD} , t_r and $t_f \le 6$ ns, f = 1.0MHz minimum, 50% Duty Cycle, $Z_{OUT} = 50\Omega$.
- 2. C_L = 50pF ± 5% including scope, wiring and stray capacitance without package in test fixture.



PAGE 30

ISSUE 1

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 4	Quiescent Current 1	l _{DD1}	As per Table 2	As per Table 2	±30	nA
5 to 6	Quiescent Current 2	I _{DD2}	As per Table 2	As per Table 2	± 0.6	mA
7 to 14	Input Current Low Level	lıL	As per Table 2	As per Table 2	± 20	nA
15 to 22	Input Current High Level	1111	As per Table 2	As per Table 2	± 20	nA
27 to 30	Output Voltage Low Level 2	V _{OL2}	As per Table 2	As per Table 2	± 0.026	V
35 to 38	Output Voltage High Level 2	V _{OH2}	As per Table 2	As per Table 2	± 0.2	٧
39	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	± 0.3	V
40	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	± 0.3	V



PAGE 31

ISSUE 1

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 – 5)	°C
2	Outputs - (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	V _{OUT}	Open or V _{SS}	-
3	Inputs - (Pins D/F 2-3-5-6-8-9-11-12) (Pins C 3-4-8-9-12-13-16-18)	V _{IN}	V _{SS}	٧
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	5.5(+ 0 - 0.5)	V
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	0	V
6	Duration	t	72	Hours

NOTES

- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 - 5)	°C
2	Outputs - (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	V _{OUT}	Open or V _{DD}	-
3	Inputs - (Pins D/F 2-3-5-6-8-9-11-12) (Pins C 3-4-8-9-12-13-16-18)	V _{IN}	V_{DD}	V
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	5.5(+ 0 - 0.5)	V
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	0	V
6	Duration	t	72	Hours

NOTES

- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.



PAGE 32

ISSUE 1

TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 - 5)	°C
2	Outputs - (Pins D/F 1-4-10-13) (Pins C 2-6-14-19)	V _{OUT}	V_DD	V
3	Inputs - (Pins D/F 2-5-8-11) (Pins C 3-8-12-16)	V _{IN}	V _{SS}	V
4	Inputs - (Pins D/F 3-6-9-12) (Pins C 4-9-13-18)	V _{IN}	$V_{\sf GEN}$	Vac
5	Pulse Voltage	V _{GEN}	0V to V _{DD}	Vac
6	Pulse Frequency Square Wave	f	100k ± 10% 50 ± 15% Duty Cycle $t_r = t_f \le 400$ ns	Hz
7	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V_{DD}	5.5(+ 0 - 0.5)	V
8	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	0	V

NOTES


- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max. 2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.



PAGE 33

ISSUE


FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



NOTES


1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 34

ISSUE 1

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 35

ISSUE

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION No. 9000)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 <u>Conditions for Operating Life Tests</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



PAGE 36

ISSUE 1

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSOLUTE		UNIT
	3. W. W. W. C. P. H. G. 1100	OTMBOL	TEST METHOD	CONDITIONS	(Δ) NOTE 1	MIN	MAX	OINIT
1	Functional Test 1		As per Table 2	As per Table 2	-	_	-	-
2	Functional Test 2	-	As per Table 2	As per Table 2	-	-	-	-
3 to 4	Quiescent Current 1	I _{DD1}	As per Table 2	As per Table 2	± 0.03	-	0.1	μА
5 to 6	Quiescent Current 2	I _{DD2}	As per Table 2	As per Table 2	± 0.6	-	2.4	mA
7 to 14	Input Current Low Level	lμL	As per Table 2	As per Table 2	±20	-	- 50	nA
15 to 22	Input Current High Level	Ή	As per Table 2	As per Table 2	±20	-	50	nA
27 to 30	Output Voltage Low Level 2	V _{OL2}	As per Table 2	As per Table 2	± 0.026	-	0.26	V
35 to 38	Output Voltage High Level 2	V _{OH2}	As per Table 2	As per Table 2	± 0.2	3.98	-	V
39	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	- 0.25	- 1.45	٧
40	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	0.45	1.85	V

NOTES


1. The change limits (Δ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.

Rev. 'A'

PAGE 37

ISSUE 1

FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



NOTES

- 1. Pin numbers in parenthesis are for the chip carrier package
- 2. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.

TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST	CHANGE LIMITS	ABSOLUTE		UNIT	
			TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	UNIT
3 to 4	Quiescent Current 1	I _{DD1}	As per Table 2	As per Table 2	-	-	10	μΑ
39	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.6	-0.2	- 1.5	٧
40	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	± 0.6	0.7	2.2	V



PAGE 38

ISSUE 1

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form is required.



Rev. 'B'

PAGE 39

ISSUE 1

APPENDIX 'B'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION			
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using SGS-Thomson Specification Ref.: 0019255.			
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.5	Para. 9.21.2, Operating Life Test During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			