

# european space agency agence spatiale européenne

Pages 1 to 40

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS 8-CHANNEL MULTIPLEXER/REGISTER WITH 3-STATE LATCHES, BASED ON TYPE 54HC356 ESA/SCC Detail Specification No. 9306/055



# space components coordination group

lssı			Approved by		
	Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
î»	Issue 1	October 1992	Tommers	1 /4/23	
	Revision 'A'	June 1994 -	Jonney S	for leit	
	Revision 'B'	March 2002	71.360	Age	



Rev. 'B'

PAGE 2

ISSUE 1

### **DOCUMENTATION CHANGE NOTICE**

DOCUMENTATION CHANGE NOTICE							
Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.			
'A'	June '94	P1. Cover page P2. DCN P6. Table 1(a) P15. Para. 4.4.2	: : Lead Material and/or Finish amended : Lead Finish, Types amended	None None 221050 221050			
'B'	Mar. '02	P1. Cover page P2. DCN P4. T of C P5. Para. 1.3 P6. Table 1(a) P9. Figure 2(c) P10. Notes to Figures P10A. Figure 3(a) P15. Para. 4.3.2 Para .4.4.2 Para. 4.5.2 P40. Appendix 'A'	Appendix 'A' added New sentence added New Variants 10 and 11 added In the drawing, Pin 20 location corrected Title amended to read 2(a) to 2(d) Note 9 text amended to include SO New Figure added Sub-title amended to include SO Text amended to include SO New sentence inserted after 'No. 23500' Text amended to include SO packages New page added Appendix added	None None 221603 221561 221561 221561 221561 221561 221561 221561 221603 221603			
-				-			



PAGE 3

ISSUE 1

### TABLE OF CONTENTS

1.	GENERAL	<u>!</u>	Page 5
1.1	Scope		-
1.2	Component Type Variants		5
1.3	Maximum Ratings		5
1.4	Parameter Derating Information		5
1.5	Physical Dimensions		5
1.6	Pin Assignment		5
1.7	Truth Table		5
1.8	Circuit Schematic		5
1.9	Functional Diagram		5
1.10	Handling Precautions		5
1.11	Input and Output Protection Networks		5 5
2.	APPLICABLE DOCUMENTS		14
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS		14
4.	REQUIREMENTS		
			14
4.1	General		14
4.2	Deviations from Generic Specification		14
4.2.1	Deviations from Special In-process Controls		14
4.2.2	Deviations from Final Production Tests		14
4.2.3	Deviations from Burn-in Tests		14
4.2.4	Deviations from Qualification Tests		14
4.2.5	Deviations from Lot Acceptance Tests		15
4.3	Mechanical Requirements		15
4.3.1	Dimension Check		15
4.3.2	Weight		15
4.4	Materials and Finishes		15
4.4.1	Case		15
4.4.2	Lead Material and Finish		15
4.5	Marking		15
4.5.1	General		15
4.5.2	Lead Identification		15
4.5.3	The SCC Component Number		16
4.5.4	Traceability Information		16
4.6	Electrical Measurements		16
4.6.1	Electrical Measurements at Room Temperature		16
4.6.2	Electrical Measurements at High and Low Temperatures		16
4.6.3	Circuits for Electrical Measurements		16
4.7	Burn-in Tests		16
4.7.1	Parameter Drift Values		16
4.7.2	Conditions for H.T.R.B. and Power Burn-in		16
4.7.3	Electrical Circuits for H.T.R.B. and Power Burn-in	· ~ 48	16
4.8	Environmental and Endurance Tests	•	36
4.8.1	Electrical Measurements on Completion of Environmental Tests	**	36
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests		36
4.8.3	Electrical Measurements on Completion of Endurance Tests		36
4.8.4	Conditions for Operating Life Tests		36
4.8.5	Electrical Circuits for Operating Life Tests	-	36
4.8.6	Conditions for High Temperature Storage Test		36
	~		~~



PAGE 4 ISSUE 1

4.9 4.9.1 4.9.2 4.9.3	Total Dose Irradiation Testing Application Bias Conditions Electrical Measurements	<u>Page</u> 36 36 36 36
TABLI		
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature - d.c. Parameters	17
9	Electrical Measurements at Room Temperature - a.c. Parameters	20
3 4	Electrical Measurements at High and Low Temperatures Parameter Drift Values	23
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	30
5(b)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	31
5(c)	Conditions for Power Burn-in and Operating Life Test	31 32
6 ′	Electrical Measurements on Completion of Environmental Tests and	37
	at Intermediate Points and on Completion of Endurance Testing	U,
7	Electrical Measurements During and on Completion of Irradiation Testing	39
FIGUE	<u>ies</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	11
3(c)	Circuit Schematic	12
3(d)	Functional Diagram	12
3(e) 4	Input and Output Protection Networks Circuits for Electrical Measurements	13
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	26
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	34 34
5(c)	Electrical Circuit for Power Burn-in and Operating Life Test	35
6	Bias Conditions for Irradiation Testing	38
APPEN	VDICES (Applicable to specific Manufacturers only)	
'A'	AGREED DEVIATIONS FOR STMICROFI ECTRONICS (F)	
7.3	AND THE REPORT OF A FOREST OF	<i>4</i> 0



Rev. 'B'

PAGE

ISSUE 1

5

### 1. **GENERAL**

### 1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS 8-Channel Multiplexer/Register with 3-State Latches, based on type 54HC356. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

### 1.5 PHYSICAL DIMENSIONS

As per Figure 2.

### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

### 1.7 TRUTH TABLE

As per Figure 3(b).

### 1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

### 1.9 <u>FUNCTIONAL DIAGRAM</u>

As per Figure 3(d).

### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

### 1.11 <u>INPUT AND OUTPUT PROTECTION NETWORKS</u>

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



Rev. 'B'

PAGE 6 ISSUE 1

### TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
10	SO CERAMIC	2(d)	G2
11	SO CERAMIC	2(d)	G4

### TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V <sub>DD</sub>	-0.5 to +7.0	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Notes 1, 2
3	Output Voltage	V <sub>OUT</sub>	-0.5 to V <sub>DD</sub> +0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	P <sub>D</sub>	420	mW	Note 4
5	Supply Current	I <sub>DDop</sub>	70	mA	ANNO CONTRACTOR DE LA C
6	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	T <sub>amb</sub>
7	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 265 + 245	°C	Note 5 Note 6

#### <u>NOTES</u>

- 1. Device is functional for  $2.0V \le V_{DD} \le 6.0V$ .
- 2. Input current limited to  $I_{IC} = \pm 20$ mA.
- 3. Output current limited to  $I_{OUT} = \pm 35mA$ .
- 4. The maximum device dissipation is determined by I<sub>DDop</sub> max. (70mA) x 6.0V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

# <u> FÍGURE 1 - PARAMETER DERATING INFORMATION</u>

Not applicable.





PAGE

ISSUE 1

### FIGURE 2 - PHYSICAL DIMENSIONS

### FIGURE 2(a) - FLAT PACKAGE, 20-PIN






SYMBOL	MILLIM	NOTES	
STWDOL	MIN	MIN MAX	
Α	9.98	10.34	***************************************
В	9.98	10.34	
С	1.45	1.78	
D	0.10	0.18	5
E	11.30	11.56	
F	1.27 TYPICAL		3, 6
G	0.38	0.48	5
Н	7.24	8.16	5
L	24.46	26.67	
M	0.45	0.55	
N	7.87 TYPICAL		
0	- 1.27 TYPICAL		,
Р	0.10	0.25	



PAGE 8 ISSUE 1

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 20-PIN



SVMROL	SYMBOL MILLIMETRES		
OTMBOL	MIN	MAX	NOTES
A	2.10	2.72	
a1	3.0	3.70	
a2	0.63	1.14	2
В	1.93	2.39	
b	0.40	0.50	5
b1	0.20	0.30	5
D	25.14	25.65	
E	7.36	7.87	
е	2.54 T	YPICAL	4, 6
e1	22.73	22.99	
e2	7.62	8.12	
F	7.11	7.62	
l		3.86	-~
K	11.30	11.56	,
$\ell$	1.27 TY	PICAL.	5



Rev. 'B'


PAGE

ISSUE 1

9

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

### FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIMETRES N		NOTES
	MIN	MAX	NOTES
A	1.14	1.95	***************************************
A1	1.63	2.36	
В	0.55	0.72	3
C	1.06	1.47	3
$C_1$	1.91	2.41	
D	8.67	9.09	
D1	7.21	7.52	
d, d1	1.27	TYPICAL	4
d2	7.62	TYPICAL	
E	8.67	9.09	~~
E1	7.21	7.52	
e, e1	1.27	TYPICAL	4 '
e2	7.62	TYPICAL	·
f, g	~	0.76	
h, h1	1.01	TYPICAL	6
j, j1	0.51	TYPICAL	5



Rev. 'B'

PAGE 10

ISSUE 1

### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

### NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within  $\pm 0.13$ mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 4. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 5. All leads or terminals.
- 18 spaces for flat, SO and dual-in-line packages.
   16 spaces for chip carrier packages.
- 7. Index corner only 2 dimensions.
- 8. 3 non-index corners 6 dimensions.




Rev. 'B'

PAGE 10A

ISSUE 1

### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 20-PIN



Bococcoccoccoccoccoccoccoccoccoccoccocco	<u> </u>	D0000000000000000000000000000000000000	
SYMBOL	MILLIM	NIOTEO	
O TIMBOL	MIN. MAX.		NOTES
Α	6.99	7.24	*55555000000000000000000000000000000000
В	12.83	13.08	***************************************
С	1.47	1.85	MSS88888888888888888888888888888888888
D	0.076	0.152	8
E	11.3	11.56	***************************************
F	- 1.27 TYPICAL-		5, 9
G	0.38	0.48	8
Н	0.60	0.90	8
K	9.00 TYPICAL		***************************************
L	10	10.65	***************************************
M	0.33	0.43	
N	4.31 TYPICAL		




Rev. 'B'

PAGE 11

ISSUE 1

### FIGURE 3(a) - PIN ASSIGNMENT




### FIGURE 3(b) - TRUTH TABLE

	INPUTS						OUT	PUTS	
	5	SELECT (3) CK			OUTPUT ENABLES		***************************************	T	
	S2	S1	S0	L CK	G1	G2	G3	W	Υ
	X X X	X X X	X X X	X X X	H X X	X H X	X	Z Z Z	Z Z Z
	L	L	L	Ť	L	L.	Н	D0	D0
	L	L	L	₹.	L	L	H	D0n	D0n
1	L	L	Н	* * * *	L	L	Н	Dī	D1
	Ļ	L	Н	A.	L	L	Н	D1n	D1n
1	L.	H	L	<b>[</b>	L	L	Н	D2	D2
	L	Н	L	₹ *	L	l.	Н	D2n	D2n
	L	Н	Н		L	L	Н	D3	D3
	L	Н	Н	₹ #	L.	L.	Н	D3n D4	D3n
	Н	L	L		L	L	Н	D4	D4
	Н	L	L	£	L	L	Н	D4n	D4n
	Н	L	Н		L	L ~		D5	_D5 ~
	Н	L	Н		L	L	Н	D5n	D5 -
	Н	Н	L	==	L	L	Н	D6 D6n D7	D6
	Н	Н	L	<b>₹</b>	L	L	Н	D6n	D6n
	Н	Н	Н	£	L.	L	Н	D7	D7
L	H	Н	Н	£	L	L	Н	D7n	D7n




PAGE 12 ISSUE 1

### **INTERNAL LATCH**



### **INTERNAL LATCH (FLIP-FLOP)**




### NOTES

- 1. Logic Level Definitions: L=Low Level, H=High Level, Z=High Impedance, X=Irrelevant.
- 2.  $\mathcal{F}$  = Transition, Low to High.
- = Transition, High to Low.
- 3. This column shows the input address set-up with SC Low.
- 4. D0...D7. The level of the steady-state input at D0 to D7 respectively, at the time of the low-to-high transition of clock.
- 5. Qn = Data stored at the trailing-edge of the most recent ST pulse.
- 6. Qn = No Change.

### FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.

### FIGURE 3(d) - FUNCTIONAL DIAGRAM



### NOTES

1. Pin numbers shown are for DIP and FP




PAGE 13


ISSUE 1

# FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS

### INPUT PROTECTION



### OUTPUT PROTECTION





PAGE 14

ISSUE 1

### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

V<sub>IC</sub> = Input Clamp Voltage.

I<sub>IC</sub> = Input Clamp Diode Current.

### 4. REQUIREMENTS

### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

### 4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

### 4.2.1 <u>Deviations from Special In-process Controls</u>

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

### 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

### 4.2.3 Deviations from Burn-in Tests (Chart III)

None.

### 4.2.4 <u>Deviations from Qualification Tests</u> (Chart IV)

None.



Rev. 'B'

PAGE 15

ISSUE -

4.2.5 <u>Deviations from Lot Acceptance Tests</u> (Chart V)

None.

### 4.3 <u>MECHANICAL REQUIREMENTS</u>

### 4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 3.2 grammes for the dual-in-line package, 0.9 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

### 4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

### 4.5 MARKING

### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 16

ISSUE

### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>930605501BF</u>	:
Detail Specification Number		
Type Variant (see Table 1(a))		
Testing Level (B or C, as app	olicable)————————————————————————————————————	
Total Dose Irradiation Level (	f applicable)	

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

### 4.6 <u>ELECTRICAL MEASUREMENTS</u>

### 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125 (+0.5)$  °C and -55 (+5.0) °C respectively.

### 4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

### 4.7 BURN-IN TESTS

### 4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = \pm 22 \pm 3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values ( $\Delta$ ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

### 4.7.2 <u>Conditions for H.T.R.B. and Power Burn-in</u>

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

### 4.7.3 Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 17

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

	T	I		l	T	<del></del>	······································	·
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	0.07
1	Functional Test 1	-	-	$ \begin{array}{c c} \textbf{3(b)} & \textbf{Verify Truth Table} \\ & \textbf{without Load.} \\ & \textbf{V}_{\text{IL}} = 0.3 \textbf{V}, \textbf{V}_{\text{IH}} = 1.5 \textbf{V} \\ & \textbf{V}_{\text{DD}} = 2.0 \textbf{V}, \textbf{V}_{\text{SS}} = 0 \textbf{V} \\ & \textbf{t}_{\text{r}} < 1.0 \mu \text{s}, \textbf{f} = 10 \text{kHz (mir Note 1} \end{array} $		-	-	-
2	Functional Test 2	*	-	- 3(b) Verify Truth Table without Load. $V_{fL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ $f = 10kHz (min)$ Note 1				~
3	Functional Test 3	without Load. $ V_{IL} = 1.2V, V_{IH} = V_{DD} = 6.0V, V_{SS} = t_r = t_f < 400 \text{ns} $ $ f = 10 \text{kHz (min)} $		without Load. $V_{IL} = 1.2V$ , $V_{IH} = 4.2V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ $t_r = t_f < 400$ ns	-	-	-	
4 to 5	Quiescent Current	lDD	3005	4(a)	$V_{IL}$ = 0V, $V_{IH}$ = 6.0V $V_{DD}$ = 6.0V, $V_{SS}$ = 0V All Outputs Open (Pin 20)	~	0.4	μA
6 to 21	Input Current Low Level	$I_{IL}$ 3009 4(b) $V_{IN}$ (Under Test) = 0V $V_{IN}$ (Remaining Inputs) = 6.0V $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins 1-2-3-4-5-6-7-8-9-11-12-13-14-15-16-17)		•	-50	nА		
22 to 37	Input Current I <sub>IH</sub> 3010 High Level		4(c)	V <sub>IN</sub> (Under Test) = 6.0V V <sub>IN</sub> (Remaining Inputs) = 0V V <sub>DD</sub> = 6.0V, V <sub>SS</sub> = 0V (Pins 1-2-3-4-5-6-7-8-9-11- 12-13-14-15-16-17)	-	50	nA	



PAGE 18 ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

Γ	T	T	r		γ	·~	*******	······
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	MITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
38 to 39	Output Voltage Low Level 1	V <sub>OŁ1</sub>	3007	4(d)	$V_{IL}$ = 0.3V, $V_{IH}$ = 1.5V $I_{OL}$ = 20 $\mu$ A $V_{DD}$ = 2.0V, $V_{SS}$ = 0V (Pins 18-19)	~	0.1	V
40 to 41	Output Voltage Low Level 2	V <sub>OL2</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 18-19)		0.1	V
42 to 43	Output Voltage Low Level 3	utput Voltage $V_{OL3}$ 3007 4(d) $V_{iL}$ = 1.2V, $V_{iH}$ = 4.2V		-	0.1	V		
44 to 45	Output Voltage Low Level 4			~	0.26	V		
46 to 47	Output Voltage Low Level 5	V <sub>OL5</sub>	3007	4(d)	$V_{IL}$ = 1.2V, $V_{IH}$ = 4.2V $I_{OL}$ = 7.8mA $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins 18-19)	-	0.26	V
48 to 49	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OH} = -20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins 18-19)	1.9	-	V
50 to 51	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 18-19)	4.4	-	V
52 to 53	Output Voltage High Level 3	V <sub>ОНЗ</sub>	3006	4(⊖)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 18-19)	5.9	-	V
54 to 55	Output Voltage High Level 4	V <sub>OH4</sub>	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -6.0\text{mA}$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 18-19)	3.98	- 506	V
56 ** to 57	Output Voltage High Level 5	V <sub>OH5</sub>	3006	4(e)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -7.8mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 18-19)	5.48		V



PAGE 19

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
58	Threshold Voltage N-Channel						-1.45	V
59	Threshold Voltage P-Channel	nreshold Voltage V <sub>THP</sub> - 4(g) D7 Input at Ground				0.45	1.35	V
60 to 75	Input Clamp Voltage (to V <sub>SS</sub> )	iput Clamp Voltage V <sub>IC1</sub> - 4(h) I <sub>IN</sub> (Under Test) ≈ -0.1mA		-0.4	-0.9	V		
76 to 91	Input ClampVoltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(h)	$I_{\rm IN}$ (Under Test) = 0.1mA $V_{\rm DD}$ = 0V, $V_{\rm SS}$ = Open, All Other Pins Open (Pins 1-2-3-4-5-6-7-8-9-11- 12-13-14-15-16-17)	0.4	0.9	V
92 to 93	Output Leakage Current Third State (Low Level Applied)	Output Leakage Current Third State (Low Level Applied)  Output Leakage  ViN(G1) = 6.0V  ViN(Remaining Inputs) = 0V  VOUT = 0V  VDD = 6.0V, VSS = 0V		V <sub>IN</sub> (Remaining Inputs) = 0V V <sub>OUT</sub> = 0V	- :	-0.5	μА	
94 to 95	Output Leakage $I_{OZH}$ 3006 $I_{IN}(G1) = 6.0V$ $I_{IN}(G1) = 6$			0.5	μА			

### NOTES

- 1. Maximum time to output comparator strobe 30µs.
- 2. Guaranteed but not tested.
- 3. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.
- 4. Measurement performed on a sample basis, LTPD 7 or lower (see Annexe I of ESA/SCC 9000).
- 5. A pulse, having the following conditions shall be applied to the clock input:  $V_P = 0V$  to  $V_{DD}$  Vdc. Maximum clock frequency  $f_{(CL)}$  requirement is considered met if proper output state changes occur with the pulse repetition rate set to that give in the "Limits" column.



PAGE 20

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

				Ι		<u></u>	***************************************	I
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	IITS	UNIT
			883		C = CCP)	MIN	MAX	
96 to 111	Input Capacitance	C <sub>IN</sub>	3012	4(j)	j) V <sub>IN</sub> (Not Under Test) = 0Vdc V <sub>DD</sub> = V <sub>SS</sub> = 0V Note 2 (Pins 1-2-3-4-5-6-7-8-9- 11-12-13-14-15-16-17)		10	pF
112	Propagation Delay Low to High, (CK to Y)	<sup>†</sup> PLH1	3003	4(k)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Figure 3(b). V <sub>DD</sub> = 4.5V, V <sub>SS</sub> = 0V Note 3 Pins 9 to 19	-	53	ns
113	Propagation Delay High to Low, (CK to Y)	₹PHL1	3003	4(k)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Figure 3(b) V <sub>DD</sub> = 4.5V, V <sub>SS</sub> = 0V Note 3 Pins 9 to 19	-	53	ns
114	Propagation Delay Low to High, (S0 to Y)	t <sub>PLH2</sub>	3003	4(k)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Figure 3(b) V <sub>DD</sub> = 4.5V, V <sub>SS</sub> = 0V Note 3 Pins 14 to 19	ı	57	ns
115	Propagation Delay High to Low, (S0 to Y)	gh to Low, = Pulse Generator		-	57	ns		



PAGE 21

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

	T	T	r	<del></del>	Ţ	<del>~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</del>		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	IITS MAX	UNIT
			003		C = CCP)	IVIIIV	IVIAX	
116	Propagation Delay Low to High, (SC to W)	<sup>t</sup> PLH3	3003 4(k) V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Figure 3(b) V <sub>DD</sub> = 4.5V, V <sub>SS</sub> = 0V Note 3 Pins 11 to 18		-	59	ns	
117	Propagation Delay High to Low, (SC to W)	t <sub>PHL3</sub>	3003	4(k)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Figure 3(b) V <sub>DD</sub> = 4.5V, V <sub>SS</sub> = 0V Note 3 Pins 11 to 18	-	59	ns
118	Transition Time Low to High	<sup>†</sup> TLH	3004	4(k)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Figure 3(b) V <sub>DD</sub> = 4.5V, V <sub>SS</sub> = 0V Note 3 (Pin 19)	-	12	ns
119	Transition Time High to Low	Fransition Time t <sub>THL</sub> 3004 4(k) V <sub>IN</sub> (Under Test)		-	12	ns		
120	Output Enable Time tpZL 3003 High Impedance to Low Output (G1 to Y)		3003	4(k)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Figure 3(b) V <sub>DD</sub> = 4.5V, V <sub>SS</sub> = 0V Note 3 Pins 15 to 19	-	25	ns



PAGE 22

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

	T	<del></del>	T		Ţ	γ		*************
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	O. C.
121	Output Enable Time High Impedance to High Output (G1 to Y)	t <sub>PZH</sub>	ZH 3003 4(k) V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Figure 3(b) V <sub>DD</sub> = 4.5V, V <sub>SS</sub> = 0V Note 3 Pins 15 to 19			-	25	ns
122	Output Disable Time Low Output to High Impedance (G1 to Y)	ut Disable Time t <sub>PLZ</sub> 3003 4(k) V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) =		-	31	ns		
123	Output Disable Time High Output to High Impedance (G1 to Y)	Output Disable Time $t_{PHZ}$ 3003 $4(k)$ $V_{IN}$ (Under Test) = Pulse Generator $v_{IN}$ (Remaining Inputs) =		-	31	ns		
124	Maximum Clock f <sub>(CL)</sub> Frequency		-	4(k)	Clock = Pulse Generator V <sub>DD</sub> = 4.5V, V <sub>SS</sub> = 0V Notes 4 and 5 (Pin 9)	31	•	MHz



PAGE 23

ISSUE 1

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

Γ	T	T	T	<del>,</del>	Ţ	·		<del>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</del>
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	01171
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V$ , $V_{IH} = 1.5V$ $V_{DD} = 2.0V$ , $V_{SS} = 0V$ $t_r < 1.0 \mu s$ , $f = 10 kHz$ (min) Note 1	-	~	-
2	Functional Test 2	•	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500 \text{ns}$ $f = 10 \text{kHz (min)}$ Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400 \text{ns}$ $f = 10 \text{kHz (min)}$ Note 1	-	-	-
4 to 5	Quiescent Current	I <sub>DD</sub>	3005	4(a)	$V_{IL}$ = 0V, $V_{IH}$ = 6.0V $V_{DD}$ = 6.0V, $V_{SS}$ = 0V All Outputs Open (Pin D/F 16) (Pin C 20)	•	8.0	μА
6 to 21	Input Current Low Level	Ц <u>.</u>	3009	4(b)	$V_{IN}$ (Under Test) = 0V $V_{IN}$ (Remaining Inputs) = 6.0V $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins 1-2-3-4-5-6-7-8-9-11-12-13-14-15-16-17)	~	-1.0	Ац
22 to 37	Input Current High Level			•	1.0	μΑ		



PAGE 24

ISSUE 1

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

[		I	<u></u>	T	T T	1		·····
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	0.4.,
38 to 39	Output Voltage Low Level 1	V <sub>OL1</sub>	3007	4(d)	$V_{IL} = 0.3V$ , $V_{IH} = 1.5V$ $I_{OL} = 20\mu A$ $V_{DD} = 2.0V$ , $V_{SS} = 0V$ (Pins 18-19)	-	0.1	V
40 to 41	Output Voltage Low Level 2			-	0.1	V		
42 to 43	Output Voltage Low Level 3	V <sub>OL3</sub>	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 18-19)	-	0.1	V
44 to 45	Output Voltage Low Level 4			•	0.4	V		
46 to 47	Output Voltage Low Level 5	V <sub>OL5</sub>	3007	4(d)	$V_{IL}$ = 1.2V, $V_{IH}$ = 4.2V $I_{OL}$ = 7.8mA $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins 18-19)	~	0.4	V
48 to 49	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OH} = -20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins 18-19)	1.9	~	V
50 to 51	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 18-19)	4.4	1-	V
52 to 53	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4(e)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 18-19)	5.9	v	V
54 to 55	Output Voltage $V_{OH4}$ 3006 $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{IGH} = -6.0$ mA $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 18-19)		3.7	- 49	V			
56° to 57	High Level 5		4(e)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -7.8mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 18-19)	5.2	- <u>-</u> -	V	



PAGE 25

ISSUE 1

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD FIG. D/F = DIP AND C = CCP)		D/F = DIP AND FP C = CCP)	MIN	MAX	0
60 to 75	Input Clamp Voltage (to V <sub>SS</sub> )						-1.2	٧
76 to 91	Input ClampVoltage (to V <sub>DD</sub> )						1.2	V
92 to 93	Output Leakage Current Third State (Low Level Applied)	lozL	3006	4(i)	$V_{IN}(\overline{G1}) = 6.0V$ $V_{IN}$ (Remaining Inputs) = 0V $V_{OUT} = 0V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins 18-19)	•	-10	μΑ
94 to 95	Output Leakage Current Third State (High Level Applied)	lozн	3006	4(i)	$V_{IN}(\overline{G1}) = 6.0V$ $V_{IN}$ (Remaining Inputs) = 0V $V_{OUT} = 6.0V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins 18-19)	-	10	μΑ



PAGE 26

ISSUE 1

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

### FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE

PATTERN		INPUTS											OUTPUTS	PACKAGE	D.C. SI	JPPLY				
NO.	1	2	3	4	5	6	7	8	9	11	12	13	14	15	16	17	18 19	DIL, FP CCP	10	20
1	1	1	1	1	1	1	1	1	Ť	1	1	1	1	0	0	1	OPEN		V <sub>SS</sub>	V <sub>DD</sub>
2	0	0	0	0	0	0	0	0	乎	0	0	0	0	0	0	1	OPEN			<b></b>


### NOTES

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be inlcuded as an Appendix.

  2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ ,  $\mathcal{F} = Transition$ , Low to High

### FIGURE 4(b) - INPUT CURRENT LOW LEVEL

### FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



### **NOTES**

1. Each input to be tested separately.

### NOTES

1. Each input to be tested separately.




PAGE 27


ISSUE 1

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL

### FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL





### **NOTES**


- V<sub>IN</sub> = V<sub>IL</sub> (max.) and/or V<sub>IH</sub> (min.) as per Truth Table to give V<sub>OL</sub>.
- 2. Each output to be tested separately.


### NOTES

- 1. V<sub>IN</sub> = V<sub>IL</sub> (max.) and/or V<sub>IH</sub> (min.) as per Truth Table to give V<sub>OH</sub>.
- 2. Each output to be tested separately.

### FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL

### FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL








PAGE 28

ISSUE 1

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - INPUT CLAMP VOLTAGE


FIGURE 4(i) - OUTPUT LEAKAGE CURRENT THIRD STATE



**NOTES** 1. Each input to be tested separately.

**NOTES** 1. Each output to be tested separately.

### FIGURE 4(j) - INPUT CAPACITANCE



**NOTES** 1. Each input to be tested separately.

2. f = 100KHz to 1MHz.




PAGE 29


ISSUE

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(k) - PROPAGATION DELAY AND TRANSITION TIME



### **VOLTAGE WAVEFORMS**



#### NOTES

- 1. Pulse Generator  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 6$ ns, f = 1.0MHz minimum, 50% Duty Cycle,  $Z_{OUT} = 50\Omega$ .
- 2. C<sub>L</sub> = 50pF ± 5% including scope, wiring and stray capacitance without package in test fixture.



PAGE 30

ISSUE 1

### TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 5	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 120	nA
6 to 21	Input Current Low Level	I <sub>IL</sub>	As per Table 2	As per Table 2	±20	nA
22 to 37	Input Current High Level	ІІН	As per Table 2	As per Table 2	±20	nA
44 to 45	Output Voltage Low Level 4	V <sub>OŁ4</sub>	As per Table 2	As per Table 2	±0.026	V
54 to 55	Output Voltage High Level 4	V <sub>OH4</sub>	As per Table 2	As per Table 2	± 0.2	V
58	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	V
59	Threshold Voltage P-Channel	$V_{THP}$	As per Table 2	As per Table 2	±0.3	V



PAGE 31

ISSUE 1

# TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins 18-19)	V <sub>OUT</sub>	Open or V <sub>SS</sub>	-
3	Inputs - (Pins 1-2-3-4-5-6-7-8-9-11-12- 13-14-15-16-17)	V <sub>IN</sub>	V <sub>SS</sub>	V
4	Positive Supply Voltage (Pin 20)	V <sub>DD</sub>	6.0( + 0-0.5)	V
5	Negative Supply Voltage (Pin 10)	V <sub>SS</sub>	0	V
6	Duration	t	72	Hours

### **NOTES**

1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.

2. Output Load =  $1k\Omega min$ . to  $10k\Omega max$ .

# TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins 18-19)	V <sub>OUT</sub>	Open or V <sub>DD</sub>	-
3	Inputs - (Pins 1-2-3-4-5-6-7-8-9-11-12- 13-14-15-16-17)	V <sub>IN</sub>	$V_{\mathrm{DD}}$	V
4	Positive Supply Voltage (Pin 20)	V <sub>DD</sub>	6.0(+0-0.5)	V
5	Negative Supply Voltage (Pin 10)	V <sub>SS</sub>	0	V
6	Duration	t	72	Hours

### NOTES

1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.

2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.



PAGE 32

ISSUE 1

# TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins 18-19)	V <sub>OUT</sub>	V <sub>DD</sub>	V
3	Inputs - (Pins 1-5) (Pins 2-6) (Pins 3-7) (Pins 4-8) (Pin 9) (Pin 11) (Pin 12) (Pin 13) (Pin 14) (Pin 15) (Pin 16) (Pin 17)	V <sub>IN</sub>	VGEN5 VGEN4 VGEN3 VGEN2 VGEN1 VGEN9 VGEN8 VGEN7 VGEN6 VGEN10 VGEN12 VGEN11	Vac
4	Pulse Voltage	V <sub>GEN</sub>	0V to V <sub>DD</sub>	Vac
5	Pulse Frequency Square Wave	fgen1 fgen2 fgen3 fgen4 fgen5 fgen6 fgen7 fgen8 fgen9	100k $\pm$ 10% 20k $\pm$ 10% 20k $\pm$ 10% 20k $\pm$ 10% 10k $\pm$ 10% 5.0k $\pm$ 10% 2.5k $\pm$ 10% 1.25k $\pm$ 10% 625 $\pm$ 10% $t_r = t_f \le$ 400ns	Hz
6	Pulse Square Wave	GEN10 GEN11 GEN12	One $5\mu s$ positive pulse each 35ms One $5\mu s$ negative pulse each 35ms One $5\mu s$ positive pulse each 35ms $t_r = t_f \le 400 ns$	~
7	Positive Supply Voltage (Pin 20)	$V_{DD}$	6.0(+0-0.5)	V
8	Negative Supply Voltage (Pin 10)	V <sub>SS</sub>	0	V

NOTES: See Page 33.




PAGE 33

ISSUE 1

# TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST (CONT'D)

### NOTES

- 1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.
- 2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.







PAGE 34

ISSUE 1

# FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



# FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS






PAGE 35

ISSUE 1

# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST





PAGE 36

ISSUE 1

# 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

### 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22\pm3$  °C.

### 4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

### 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

### 4.9 TOTAL DOSE IRRADIATION TESTING

### 4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

### 4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

### 4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



PAGE 37

ISSUE 1

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

	·		7	T-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1	~~~~			
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSOLUTE		UNIT
			TEST METHOD	CONDITIONS	(Δ) (NOTE 1)	MIN	MAX	ONI
1	Functional Test 1	-	As per Table 2	As per Table 2	-	-	-	-
2	Functional Test 2	~	As per Table 2	As per Table 2	-	<u>.</u>	~	<u> </u>
3	Functional Test 3	=	As per Table 2	As per Table 2	-	_	-	-
4 to 5	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	±0.12	-	0.4	μA
6 to 21	Input Current Low Level	ŀμ	As per Table 2	As per Table 2	± 20	-	-50	nA
22 to 37	Input Current High Level	I <sub>IH</sub>	As per Table 2	As per Table 2	± 20	_	50	nA
44 to 45	Output Voltage Low Level 4	V <sub>OL4</sub>	As per Table 2	As per Table 2	±0.026	•	0.26	V
46 to 47	Output Voltage Low Level 5	V <sub>OL5</sub>	As per Table 2	As per Table 2	±0.026	•	0.26	V
54 to 55	Output Voltage High Level 4	V <sub>OH4</sub>	As per Table 2	As per Table 2	± 0.2	3.98	-	V
56 to 57	Output Voltage High Level 5	V <sub>OH5</sub>	As per Table 2	As per Table 2	± 0.2	5.48		V
58	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	- 0.45	1.45	V
59	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	± 0.3	0.45	1.35	V
92 to 93	Output Leakage Current Third State (Low Level Applied)	l <sub>OZL</sub>	As per Table 2	As per Table 2	± 0.2	<u>.</u>	-0.5	μА
94 to- 95	Output Leakage Current Third State (High Level Applied)	Гогн	As per Table 2	As per Table 2	± 0.2		* 0.5	μА

### <u>NOTES</u>


<sup>1.</sup> The change limits ( $\Delta$ ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.



PAGE 38

ISSUE 1

### FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.



PAGE 39

ISSUE 1

# TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	ABSOLUTE		UNIT
						MIN	MAX	ONIT
4 to 5	Quiescent Current	l <sub>DD</sub>	As per Table 2	As per Table 2	v	-	40	μА
58	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.6	-0.4	-1.5	V
59	Threshold Voltage P-Channel	$V_{THP}$	As per Table 2	As per Table 2	± 0.6	0.4	1.4	V



Rev. 'B'

PAGE 40

ISSUE 1

### APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS			
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255. Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para.: 4.2.5	Para. 9.21.2, Operating Life During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			