

# european space agency agence spatiale européenne

Pages 1 to 44

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS HEX BUS BUFFERS, WITH INVERTED 3-STATE OUTPUTS, BASED ON TYPE 54HC368 ESA/SCC Detail Specification No. 9401/054



# space components coordination group

	lssue/Rev.	Date	Approved by		
			SCCG Chairman	ESA Director General or his Deputy	
**	Issue 1	September 1992	Tomomers	A. Last	
	Revision 'A'	June 1994 -	Promes	for lit	
	Revision 'B'	June 1995	Tonomens	(Alvon	
	Revision 'C'	March 2002	1.180×	Am	



Rev. 'C'

PAGE 2

ISSUE 1

# **DOCUMENTATION CHANGE NOTICE**

DOCUMENTATION CHANGE NOTICE					
Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.		
'A'	June '94	Cover Page DCN P6. Table 1(a) : Lead Materials and/or Finish amended : Variants 10 and 11 added P12A. Figure 2(g) : Figure added P13. Notes : Title amended to include "2(g)" : Note 13 added P18. Para. 4.4.2 : Lead Finish, Types amended	None None 221050 22988 22988 22988 22988 221050		
'B'	June '95	P1. Cover Page P2. DCN P12A. Figure 2(g): In the table, dimensions A and B min. amended	None None 221256		
,C	Mar. '02	P1. Cover page P2. DCN P4. T of C : Appendix 'B', Manufacturer change P5. Para. 1.3 : New sentence added P6. Table 1(a) : New Variants 12 and 13 added P7. Figure 2(a) : Side Elevation corrected Dimension 'C' amended P9. Figure 2(c) : In the drawing, Pin No. 20 location corrected P13. Notes to Figures : Title amended to read 2(a) to 2(h) Note 9 text amended to include SO P13A. Figure 2(h) : New Figure added P14. Figure 3(a) : Titles amended to include SO Text amended to include SO P18. Para. 4.3.2 : Text amended to include SO Para. 4.4.2 : New sentence inserted after 'No. 23500' Para. 4.5.2 : Text amended to include SO packages P44. Appendix 'B' : Manufacturer reference changed New deviations added	None None 221603 221603 221564 221564 221564 221564 221564 221564 221564 221564 221603 221603 221603		



PAGE

ISSUE 1

3

# TABLE OF CONTENTS

1.	GENERAL	-	<u>Page</u>
••	World Book II EPT Com		5
1.1	Scope		5
1.2	Component Type Variants		5
1.3	Maximum Ratings		5
1.4	Parameter Derating Information		5
1.5	Physical Dimensions		5
1.6	Pin Assignment		5
1.7	Truth Table		5
1.8	Circuit Schematic		5
1.9	Functional Diagram		5
1.10	Handling Precautions		5
1.11	Input and Output Protection Networks		5
2.	APPLICABLE DOCUMENTS		17
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS		17
4.	REQUIREMENTS		17
4.1	General		17
4.2	Deviations from Generic Specification		17
4.2.1	Deviations from Special In-process Controls		17
4.2.2	Deviations from Final Production Tests		17
4.2.3	Deviations from Burn-in Tests		17
4.2.4	Deviations from Qualification Tests		17
4.2.5	Deviations from Lot Acceptance Tests		18
4.3	Mechanical Requirements		18
4.3.1	Dimension Check		18
4.3.2	Weight		18
4.4	Materials and Finishes		18
4.4.1	Case		18
4.4.2	Lead Material and Finish		18
4.5	Marking		18
4.5.1	General		18
4.5.2	Lead Identification		18
4.5.3	The SCC Component Number		19
4.5.4	Traceability Information		19
4.6	Electrical Measurements		19
4.6.1	Electrical Measurements at Room Temperature		19
4.6.2	Electrical Measurements at High and Low Temperatures		19
4.6.3	Circuits for Electrical Measurements		19
4.7	Burn-in Tests		19
4.7.1	Parameter Drift Values		19
4.7.2	Conditions for H.T.R.B. and Power Burn-in		19
4.7.3	Electrical Circuits for H.T.R.B. and Power Burn-in		19
4.8	Environmental and Endurance Tests	v . 49	
4,8.1	Electrical Measurements on Completion of Environmental Tests	~ •	39 39 39
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests		
4.8.3	Electrical Measurements on Completion of Endurance Tests	, , ,	39
4.8.4	Conditions for Operating Life Tests		39
4.8.5	Electrical Circuits for Operating Life Tests	-	39
4.8.6	Conditions for High Temperature Storage Test		39
			39



Rev. 'C'

PAGE 4

ISSUE 1

4.9 4.9.1 4.9.2 4.9.3	Total Dose Irradiation Testing Application Bias Conditions Electrical Measurements	39 39 39 39 39
TABLE		
1(a) 1(b) 2 3 4 5(a) 5(b) 5(c) 6	Type Variants  Maximum Ratings  Electrical Measurements at Room Temperature - d.c. Parameters  Electrical Measurements at Room Temperature - a.c. Parameters  Electrical Measurements at High and Low Temperatures  Parameter Drift Values  Conditions for Burn-in High Temperature Reverse Bias, N-Channels  Conditions for Burn-in High Temperature Reverse Bias, P-Channels  Conditions for Power Burn-in and Operating Life Test  Electrical Measurements on Completion of Environmental Tests and  at Intermediate Points and on Completion of Irradiation Testing  Electrical Measurements During and on Completion of Irradiation Testing	6 6 20 24 26 34 35 35 36 40
FIGUR		
1 2 3(a) 3(b) 3(c) 3(d) 3(e) 4 5(a) 5(b) 5(c) 6	Not applicable Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Input and Output Protection Networks Circuits for Electrical Measurements Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels Electrical Circuit for Power Burn-in and Operating Life Test Bias Conditions for Irradiation Testing  DICES (Applicable to specific Manufacturers only)	7 14 14 15 15 16 30 37 37 38 41
'A' 'B'	AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F) AGREED DEVIATIONS FOR STMICROELECTRONICS (F)	43 44



Rev. 'C'

PAGE

ISSUE 1

5

#### 1. GENERAL

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS Hex Bus Buffer, with Inverted 3-State Outputs, based on Type 54HC368. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 <u>COMPONENT TYPE VARIANTS</u>

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

# 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

# 1.5 PHYSICAL DIMENSIONS

As per Figure 2.

# 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 TRUTH TABLE

As per Figure 3(b).

#### 1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

## 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

# 1.11 <u>INPUT AND OUTPUT PROTECTION NETWORKS</u>

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



Rev. 'C'

PAGE 6
ISSUE 1

#### TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
06	FLAT	2(d)	G4
07	D.I.L.	2(e)	G4
08	CHIP CARRIER	2(f)	7
09	CHIP CARRIER	2(f)	4
10	D.I.L.	2(g)	G2
11	D.I.L.	2(g)	G4
12	SO CERAMIC	2(h)	G2
13	SO CERAMIC	2(h)	G4

#### TABLE 1(b) - MAXIMUM RATINGS

***************************************					
NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V <sub>DD</sub>	-0.5 to +7.0	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Notes 1, 2
3	Output Voltage	V <sub>OUT</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	P <sub>D</sub>	420	mW	Note 4
5	Supply Current	DDop	70	mA	rindrichen erropteken im zeropteken bevorren betre betreit in der besche der besche besche besche besche besch
6	Operating Temperature Range	T <sub>op</sub>	-55 to + 125	°C	T <sub>amb</sub>
7	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 265 + 245	°C	Note 5 Note 6

#### NOTES

- 1. Device is functional for  $2.0V \le V_{DD} \le 6.0V$ .
- 2. Input current limited to  $I_{IC} = \pm 20$ mA.
- 3. Output current limited to  $l_{OUT} = \pm 35 mA$ .
- 4. The maximum device dissipation is determined by  $l_{DDop}$  max. (70mA) x 6.0V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm-from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

## FIGURE 1 - PARAMETER DEPARTING INFORMATION

Not applicable.




Rev. 'C'


PAGE

ISSUE 1

# FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 16-PIN





SYMBOL	MILLIMETRES		
	MIN	MAX	NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.10	0.15	8
E	8.76	9.01	Ü
F	1.27 7	YPICAL	5, 9
G	-0.38	0.48	8
H	6.0	~	8
L	18.75	22.0	
M	0.33	0.43	,
N	4.31 7		




PAGE

e2 F

ISSUE 1

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



K

	D					
SYMBOL	MILLIM	ETRES	NOTEO			
OTABOL	MIN	MAX	NOTES			
A	2.10	2.54	***************************************			
a1	3.0	3.70				
a2	0.63	1.14	3			
В	1.82	2.23				
b	0.40	0.50	8			
b1	0.20	0.30	8			
D	18.79	19.20				
E	7.36	7.87				
e	2.54 T	YPICAL	6, 9			
e1	17.65	17.90	·			
e2	7.62	8.12				
F	7:11	7.62				
l	_	3.70 -	.~			
K	10.90	12.10				
$\ell$	- 1.27 T	/PICAL	8 '			




Rev. 'C'

PAGE 9

ISSUE 1

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIMETRES		NOTES
***************************************	MIN	MAX	
Α	1.14	1.95	***************************************
A1	1.63	2.36	
B	0.55	0.72	3
C	1.06	1.47	3
C <sup>7</sup>	1.91	2.41	
	8.67	9.09	
D1	7.21	7.52	_
d, d1 d2	1.27	TYPICAL	4
uz E	7.62 8.67	TYPICAL	~ •
E1	7.21	9.09 7.52	
e, e1	1.27	TYPICAL	, ,
e2	7.62	TYPICAL	4
f, g	- · · · · ·	0.76	
h, h1	1.01	TYPICAL	6
j, j1	0.51	TYPICAL	5




PAGE 10

ISSUE 1

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(d) - FLAT PACKAGE, 16-PIN



SYMBOL	MILLIM	NOTEO			
200 P	MIN	MAX	NOTES		
A	1.27	2.03	***************************************		
b	0.38	0.56	8		
С	0.08	0.23	8		
D	9.42	10.16	4		
E	6.27	7.24			
E1	7.00 T	PICAL	4		
е	1.27 T	/PICAL	5, 9		
L	7.87	8.89	8		
L1	23.88	24.38			
Q	· 0.51	1.02	2		
S	0.25	0.64	7		




PAGE 11

ISSUE 1

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(e) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
OTWIDOL	MIN	MAX	NOTES
Α	~	5.08	***************************************
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	19.18	19.94	4
E	6.22	7.62	4
E1	7.37	8.13	
е	2.54 TY	PICAL	6, 9
F	1.27 T	, PICAL	
Н	0.76	•	
L	3.30	5.08	- 8
Q	0.51	-	3
S	0.38	1.27	7 '
<b>a</b>	0°	15°	10





PAGE 12

ISSUE 1

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(f) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20 TERMINAL





SYMBOL	MILLIMETRES		NOTES
	MIN	MAX	
Α	8.69	9.09	***************************************
В	7.80	9.09	20000000
С	0.25	0.51	11
D	0.89	1.14	12
E	1.14	1.40	8
F	<sup>-</sup> 0.56	0.71	8
G	1.27 T	5, 9	
Н	1.63	2.54	,




Rev. 'B'

PAGE 12A

ISSUE 1

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(g) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	8	ETRES	NOTES
O TIVIDOL	MIN	MAX	NOTES
A	2.10	2.71	***************************************
a1	3.00	3.70	
a2	0.63	1.14	3
В	1.82	2.39	
b	0.40	0.50	8
fd	0.20	0.30	8
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	6, 9
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70~ ~	
l	-	3.83	
K	10.90	12.10	
€	1.14	1.50	8



Rev. 'C'

PAGE 13

ISSUE 1

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# NOTES TO FIGURES 2(a) TO 2(h) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figures 2(c) and 2(f).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within  $\pm 0.13$ mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 14 spaces for flat, SO and dual-in-line packages.
   16 spaces for chip carrier packages.
- 10. Lead centreline when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.
- 13. For all pins, either pin shape may be supplied.




Rev. 'C'

PAGE 13A

ISSUE 1

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(h) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



8	***************************************	***************************************	and an annual section of
SYMBOL	MILLIM	ETRES	NOTES
OTMEGE	MIN.	MAX.	NOIES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	8
E	8.76	9.01	
F	1.27 TY	PICAL	5, 9
G	0.38	0.48	8
H	0.60	0.90	8
K	9.00 TYI	PICAL	
L	10	10.65	
M	0.33	0.43	
N	4.31 TY	PICAL	




Rev. 'C'

PAGE 14

ISSUE 1


## FIGURE 3(a) - PIN ASSIGNMENT

## **DUAL-IN-LINE, SO AND FLAT PACKAGE**



TOP VIEW

# **CHIP CARRIER PACKAGE**



TOP VIEW

# FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND **DUAL-IN-LINE PIN OUTS** 2 8 9 10 11 12 13 14 15 16 CHIP CARRIER PIN OUTS 2 3 5 10 12 13 14 15 18 20



PAGE 15

ISSUE 1

# FIGURE 3(b) - TRUTH TABLE (EACH BUFFER)


INPI	JTS	OUTPUT
Ğ	А	Υ
L L	L H X	H L Z

 $\underline{\text{NOTES}}$  1. Logic Level Definitions: L = Low Level, H = High Level, Z = High Impedance, X = Irrelevant.

# FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.

## FIGURE 3(d) - FUNCTIONAL DIAGRAM





PAGE 16


ISSUE 1


-O Output

# FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS

# INPUT PROTECTION

## **OUTPUT PROTECTION**






## VARIANTS 01 TO 05

## INPUT PROTECTION

## **OUTPUT PROTECTION**



VARIANTS 06 TO 09



PAGE 17

ISSUE

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

## 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

V<sub>IC</sub> = Input Clamp Voltage.

I<sub>IC</sub> = Input Clamp Diode Current.

#### 4. <u>REQUIREMENTS</u>

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

## 4.2.1 <u>Deviations from Special In-process Controls</u>

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

#### 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

#### 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

None.

#### 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.



Rev. 'C'

PAGE 18

ISSUE

4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u>

None.

4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

# 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package, 0.7 grammes for the flat and SO package and 0.6 grammes for the chip carrier package.

# 4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

# 4.4.2 <u>Lead Material and Finish</u>

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '2', Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2', Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figures 2(c) and 2(f).



PAGE 19

ISSUE 1

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	940105401	BE
Detail Specification Number		
Type Variant (see Table 1(a))		
Testing Level (B or C, as applicable)		ا لــ
Detail Specification Number  Type Variant (see Table 1(a))  Testing Level (B or C, as applicable)  Total Dose Irradiation Level (if applicable)		

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 <u>ELECTRICAL MEASUREMENTS</u>

#### 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125 (+0.5)$  °C and -55 (+5.0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = +22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values ( $\Delta$ ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

#### 4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 <u>Electrical Circuits for H.T.R.B and Power Burn-in</u>

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 20 ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

	~~~~~	<del></del>	·	·····		·····	····	
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V, \ V_{IH} = 1.5V \\ V_{DD} = 2.0V, \ V_{SS} = 0V \\ t_r < 1.0 \mu s, \ f = 10 kHz \ (min) \\ Note 1$	•	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ $f = 10kHz (min)$ Note 1	~	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400 \text{ns}$ $f = 10 \text{kHz (min)}$ Note 1	-	-	<b>.</b>
4 to 7	Quiescent Current	I <sub>DD</sub>	3005	4(a)	$V_{IL}$ = 0V, $V_{IH}$ = 6.0V $V_{DD}$ = 6.0V, $V_{SS}$ = 0V All Outputs Open Note 2 (Pin D/F 16) (Pin C 20)	•	0.4	µА
8 to 15	Input Current Low Level	l <u>ır</u>	3009	4(b)	$V_{IN}$ (Under Test) = 0V $V_{IN}$ (Remaining Inputs) = 6.0V $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins D/F 1-2-4-6-10-12-14-15) Pins C 2-3-5-8-13-15-18-19)	u	-50	nA
16 to 23	Input Current High Level	Ін	3010   	4(c)	V <sub>IN</sub> (Under Test) = 6.0V V <sub>IN</sub> (Remaining Inputs) = 0V V <sub>DD</sub> = 6.0V, V <sub>SS</sub> = 0V (Pins D/F 1-2-4-6-10-12-14- 15) Pins C 2-3-5-8-13-15-18- 19)	~ - - -	50 *	nA



PAGE 21

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		LINUT
100.	O IAI MOTENIOS	STVIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
24 to 29	Output Voltage Low Level 1	V <sub>OL1</sub>	3007	4(d)	Buffer Under Test: $V_{IN} = 1.5V$ $V_{IN}(\overline{G}) = 0.3V$ $I_{OL} = 20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 2.0V$ , $V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	-	0.1	V
30 to 35	Output Voltage Low Level 2	V <sub>OL2</sub>	3007	4(d)	Buffer Under Test: $V_{IN} = 3.15V$ $V_{IN}(\overline{G}) = 0.9V$ $I_{OL} = 20\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	-	0.1	V
36 to 41	Output Voltage Low Level 3	V <sub>OL3</sub>	3007	4(d)	Buffer Under Test: $V_{IN} = 4.2V$ $V_{IN}(G) = 1.2V$ $I_{OL} = 20\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	-	0.1	V
42 to 47	Output Voltage Low Level 4	V <sub>OL4</sub>	3007	4(d)	Buffer Under Test: $V_{IN} = 3.15V$ $V_{IN}(\overline{G}) = 0.9V$ $I_{OL} = 6.0mA$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	-	0.26	V
48 to 53	Output Voltage Low Level 5	V <sub>OL5</sub>	3007	4(d)	Buffer Under Test: $V_{IN} = 4.2V$ $V_{IN}(\overline{G}) = 1.2V$ $I_{OL} = 7.8 \overline{m}A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)		0.26	V



PAGE 22 ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

<u> </u>						T		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	IITS I	UNIT
			883	1101	C = CCP)	MIN	MAX	
54 to 59	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	Buffer Under Test: $V_{IN} = 0.3V$ $V_{IN(G)} = 0.3V$ $I_{OH} = -20\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 2.0V$ , $V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	1.9	-	>
60 to 65	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	Buffer Under Test: $V_{IN} = 0.9V$ $V_{IN}(G) = 0.9V$ $I_{OH} = -20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	4.4	-	V
66 to 71	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4(e)	Buffer Under Test: $V_{IN} = 1.2V$ $V_{IN(G)} = 1.2V$ $I_{OH} = -20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	5.9	•	>
72 to 77	Output Voltage High Level 4	V <sub>OH4</sub>	3006	4(e)	Buffer Under Test: $V_{IN} = 0.9V$ $V_{IN(\overline{G})} = 0.9V$ $I_{OH} = -6.0 \text{mA}$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	3.98	~	V
78 to 83	Output Voltage High Level 5	V <sub>OH5</sub>	3006  	4(e)	Buffer Under Test: $V_{IN} = 1.2V$ $V_{IN(G)} = 1.2V$ $I_{OH} = -7.8\text{mA}$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	5.48	- - - -	V



PAGE 23

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

	T	r	r	T	T	r		r
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	its	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
84	Threshold Voltage N-Channel	V <sub>THN</sub>	J	4(f)	To Input at Ground All Other Inputs: V <sub>IN</sub> = 5.0V V <sub>DD</sub> = 5.0V, I <sub>SS</sub> = -10µA (Pin D/F 8) (Pin C 10)	-0.45	-1.45	V
85	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(g)	$1\overline{G}$ Input at Ground All Other Inputs: $V_{IN} = -5.0 \text{Vdc}$ $V_{SS} = -5.0 \text{V}$ , $I_{DD} = 10 \mu \text{A}$ (Pin D/F 16) (Pin C 20)	0.45	1.35	V
86 to 93	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	~	4(h)	$I_{IN}$ (Under Test) = -0.1mA $V_{DD}$ = Open, $V_{SS}$ = 0V All Other Pins Open (Pins D/F 1-2-4-6-10-12-14- 15) (Pins C 2-3-5-8-13-15-18- 19)	-0.4	-0.9	V
94 to 101	Input ClampVoltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(h)	$I_{IN}$ (Under Test) = 0.1mA $V_{DD}$ = 0V, $V_{SS}$ = Open, All Other Pins Open (Pins D/F 1-2-4-6-10-12-14- 15) (Pins C 2-3-5-8-13-15-18- 19)	0.4	0.9	V
102 to 107	Output Leakage Current Third State (Low Level Applied)	lozt.	3006	4(i)	$V_{IN(\overline{G})}$ = 6.0V $V_{IN}$ (Remaining Inputs) = 0V $V_{OUT}$ = 0V $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	-	-0.5	Ац
108 to 113	Output Leakage Current Third State (High Level Applied)	<sup>l</sup> ozн	3006	4(i)	$V_{IN(\overline{G})}$ = 6.0V $V_{IN}$ (Remaining Inputs) = 0V $V_{OUT}$ = 6.0V $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	•	0.5	μΑ

## NOTES

- 1. Maximum time to output comparator strobe 30µs.
- Test each pattern of Figure 4(a).
   Guaranteed but not tested.
- 4. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.



PAGE 24

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIMITS		UNIT		
			883	ria.	C = CCP)	MIN	MAX			
114 to 121	Input Capacitance	C <sub>IN</sub>	3012	4(j)	V <sub>IN</sub> (Not Under Test) = 0Vdc V <sub>DD</sub> = V <sub>SS</sub> = 0V Note 3 (Pins D/F 1-2-4-6-10-12- 14-15) (Pins C 2-3-5-8-13-15-18- 19)	:	10	pF		
122	Propagation Delay Low to High (1A1 to 1Y1)	t <sub>PLH</sub>	3003	4(k)	Buffer Under Test: $V_{IN}$ = Pulse Generator $V_{IN(1\overline{G})}$ = 0.9V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 4.5V, $V_{SS}$ = 0V Note 4 Pins D/F Pins C 2 to 3 3 to 4	-	23	ns		
123	Propagation Delay High to Low (1A1 to 1Y1)	t <sub>PHL</sub>	3003	4(k)	Buffer Under Test: $V_{IN} = Pulse Generator$ $V_{IN(1G)} = 0.9V$ $V_{IN} (Remaining Inputs)$ $= 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $Note 4$ $\frac{Pins D/F}{2 to 3} \frac{Pins C}{3 to 4}$	-	23	ns		
124	Transition Time Low to High	t <sub>TLH</sub>	3004	4(k)	Buffer Under Test:  V <sub>IN</sub> = Pulse Generator  V <sub>IN(1G)</sub> = 0.9V  V <sub>IN</sub> (Remaining Inputs) = 0V  V <sub>DD</sub> = 4.5V, V <sub>SS</sub> = 0V  Note 4  (Pin D/F 3)  (Pin C 4)	-	12	ns		
125	Transition Time Hìgh to Low	t <sub>THL</sub>	3004	4(k)	Buffer Under Test:  V <sub>IN</sub> = Pulse Generator  V <sub>IN(1G)</sub> = 0.9V  V <sub>IN</sub> (Remaining Inputs) = 0V  V <sub>DD</sub> = 4.5V, V <sub>SS</sub> = 0V  Note 4  (Pin D/F 3)  (Pin C 4)	- - -	12	ns		



PAGE 25 ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	0,41
126	Output Enable Time High Impedance to Low Output (2G to 2Y1)	t <sub>PZL</sub>	3003	4(k)	$V_{IN(2\overline{G})}$ = Pulse Generator $V_{IN(2A1)}$ = 3.15V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 4.5V, $V_{SS}$ = 0V Note 4 Pins D/F Pins C 15 to 11 19 to 14	-	38	ns
127	Output Enable Time High Impedance to High Output (2G to 2Y1)	₹PZH	3003	4(k)	$V_{IN(2G)}$ = Pulse Generator $V_{IN(2A1)}$ = 0.9V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 4.5V, $V_{SS}$ = 0V Note 4 Pins D/F Pins C 15 to 11 Pins C	-	38	ns
128	Output Disable Time Low Output to High Impedance (2G to 2Y1)	<sup>t</sup> PLZ	3003	4(k)	$V_{IN(2G)}$ = Pulse Generator $V_{IN(2A1)}$ = 3.15V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 4.5V, $V_{SS}$ = 0V Note 4 Pins D/F Pins C 15 to 11 19 to 14	•	35	ns
129	Output Disable Time High Output to High Impedance (2G to 2Y1)	<sup>†</sup> PHZ	3003	4(k)	$V_{IN(2G)}$ = Pulse Generator $V_{IN(2A1)}$ = 0.9V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 4.5V, $V_{SS}$ = 0V Note 4 Pins D/F Pins C 15 to 11 19 to 14	-	35	ns



PAGE 26

ISSUE 1

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V,  V_{IH} = 1.5V$ $V_{DD} = 2.0V,  V_{SS} = 0V$ $t_r < 1.0\mu s,  f = 10 kHz  (min)$ Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500 \text{ns}$ $f = 10 \text{kHz (min)}$ Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, \ V_{IH} = 4.2V \\ V_{DD} = 6.0V, \ V_{SS} = 0V \\ t_r = t_f < 400 ns \\ f = 10 kHz \ (min) \\ Note 1$	-	-	•
4 to 7	Quiescent Current	I <sub>DD</sub>	3005	4(a)	$V_{IL}$ = 0V, $V_{IH}$ = 6.0V $V_{DD}$ = 6.0V, $V_{SS}$ = 0V All Outputs Open Note 2 (Pin D/F 16) (Pin C 20)	-	8.0	μА
8 to 15	Input Current Low Level	l <sub>EL</sub>	3009	4(b)	$V_{IN}$ (Under Test) = 0V $V_{IN}$ (Remaining Inputs) = 6.0V $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins D/F 1-2-4-6-10-12-14-15) Pins C 2-3-5-8-13-15-18-19)	•	-1.0	μΑ
16 to 23	Input Current High Level	l <sub>lH</sub>	3010  	4(c)	V <sub>IN</sub> (Under Test) = 6.0V V <sub>IN</sub> (Remaining Inputs) = 0V V <sub>DD</sub> = 6.0V, V <sub>SS</sub> = 0V (Pins D/F 1-2-4-6-10-12-14- 15) Pins C 2-3-5-8-13-15-18- 19)	- - -	1.0	Aц



PAGE 27

ISSUE 1

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

<u> </u>	<u> </u>			<u> </u>	T	T		ri
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
24 to 29	Output Voltage Low Level 1	V <sub>OL1</sub>	3007	4(d)	Buffer Under Test: $V_{IN} = 1.5V$ $V_{IN}(\overline{G}) = 0.3V$ $I_{OL} = 20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 2.0V$ , $V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	-	0.1	<b>V</b>
30 to 35	Output Voltage Low Level 2	V <sub>OL2</sub>	3007	4(d)	Buffer Under Test: $V_{IN} = 3.15V$ $V_{IN}(\overline{G}) = 0.9V$ $I_{OL} = 20\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	-	0.1	V
36 to 41	Output Voltage Low Level 3	V <sub>OL3</sub>	3007	4(d)	Buffer Under Test: $V_{IN} = 4.2V$ $V_{IN(G)} = 1.2V$ $I_{OL} = 20\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	-	0.1	V
42 to 47	Output Voltage Low Level 4	V <sub>OL</sub> 4	3007	4(d)	Buffer Under Test: $V_{IN} = 3.15V$ $V_{IN}(\overline{G}) = 0.9V$ $I_{OL} = 6.0 \text{mA}$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	-	0.4	V
48 to 53	Output Voltage Low Level 5	V <sub>OL5</sub>	3007  	4(d)	Buffer Under Test: $V_{IN} = 4.2V$ $V_{IN}(\overline{G}) = 1.2V$ $I_{OL} = 7.8$ mA All other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	- - - - -	0.4	V



PAGE 28

ISSUE 1

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

			TEST METHOD	теет	TEST CONDITIONS	LIM	IITS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
54 to 59	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	Buffer Under Test: $V_{IN} = 0.3V$ $V_{IN(G)} = 0.3V$ $I_{OH} = -20\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 2.0V$ , $V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	1.9	-	V
60 to 65	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	Buffer Under Test: $V_{IN} = 0.9V$ $V_{IN(G)} = 0.9V$ $I_{OH} = -20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	4.4	-	V
66 to 71	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4(e)	Buffer Under Test: $V_{IN} = 1.2V$ $V_{IN(G)} = 1.2V$ $I_{OH} = -20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	5.9	-	٧
72 to 77	Output Voltage High Level 4	V <sub>OH4</sub>	3006	4(e)	Buffer Under Test: $V_{IN} = 0.9V$ $V_{IN}(\overline{G}) = 0.9V$ $I_{OH} = -6.0\text{mA}$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	3.7	-	V
78 to 83	Output Voltage High Level 5	V <sub>OH5</sub>	3006  	4(⊖)	Buffer Under Test: $V_{IN} = 1.2V$ $V_{IN(G)} = 1.2V$ $I_{OH} = -7.8\text{mA}$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	5.2		V



PAGE 29

ISSUE 1

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	TERISTICS SYMBOL		TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
		0,,,,	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVIT
86 to 93	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(h)	$I_{\rm IN}$ (Under Test) = -0.1mA $V_{\rm DD}$ = Open, $V_{\rm SS}$ = 0V All Other Pins Open (Pins D/F 1-2-4-6-10-12-14- 15) (Pins C 2-3-5-8-13-15-18- 19)	-0.1	-1.2	V
94 to 101	Input ClampVoltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	,	4(h)	$I_{\rm IN}$ (Under Test) = 0.1mA $V_{\rm DD}$ = 0V, $V_{\rm SS}$ = Open, All Other Pins Open (Pins D/F 1-2-4-6-10-12-14- 15) (Pins C 2-3-5-8-13-15-18- 19)	0.1	1.2	V
102 to 107	Output Leakage Current Third State (Low Level Applied)	l <sub>OZL</sub>	3006	4(i)	$V_{IN(\overline{G})}$ = 6.0V $V_{IN}$ (Remaining Inputs) = 0V $V_{OUT}$ = 0V $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	·	-10	Ац
108 to 113	Output Leakage Current Third State (High Level Applied)	Іоzн	3006	4(i)	$V_{IN(\overline{G})}$ = 6.0V $V_{IN}$ (Remaining Inputs) = 0V $V_{OUT}$ = 6.0V $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	•	10	μΑ



PAGE 30

ISSUE 1

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

## FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE


PATTERN		***************************************		INP	UTS					(	TUC	PUT	3		D.C	. S	UPPLY
NO.	1	2	4	6	10	12	14	15	3	5	7	9	11	13	8		16
1	0	0	0	0	0	0	0	0	OPEN				V <sub>SS</sub>		V <sub>DD</sub>		
2	0	1	1	1	1	1	1	0			OPE	ΞN					
3	1	1	1	1	1	0	0	0			OPE	ΞN					
4	0	0	0	0	0	1	1	1			OPE	ΞN			•		↓

#### NOTES

- Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .

## FIGURE 4(b) - INPUT CURRENT LOW LEVEL

# FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



#### <u>NOTES</u>

1. Each input to be tested separately.

#### NOTES

1. Each input to be tested separately.




PAGE 31

ISSUE 1

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL

# FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL



#### **NOTES**


- 1.  $V_{IN} = V_{IL}(max)$  with  $\overline{G}$  at  $V_{IL}(max)$ .
- 2. Each output to be tested separately.

#### VOTES

- 1.  $V_{IN} = V_{IH}(min)$  with  $\overline{G}$  at  $V_{IL}(max)$ .
- 2. Each output to be tested separately.

# FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL

#### FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL






PAGE 32

ISSUE 1

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(h) - INPUT CLAMP VOLTAGE

# FIGURE 4(i) - OUTPUT LEAKAGE CURRENT THIRD STATE




#### **NOTES**

1. Each input to be tested separately.

#### NOTES

- 1. G inputs at 6.0V.
- 2. Each output to be tested separately.

#### FIGURE 4(j) - INPUT CAPACITANCE



 $\underline{\hbox{\bf NOTES}}$  1. Each input to be tested separately.

2. f = 100KHz to 1MHz.




PAGE 33

ISSUE


# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


# FIGURE 4(k) - PROPAGATION DELAY AND TRANSITION TIME




#### $C_L$ $S_1$ $S_2$ **OPEN CLOSED** 1kΩ 50pF **CLOSED** OPEN OPEN **CLOSED** 1kΩ 50pF CLOSED **OPEN** 50pF **OPEN OPEN**

# **VOLTAGE WAVEFORMS**







- 1. Pulse Generator:  $V_p = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 6$ ns, f = 1.0MHz minimum, 50% Duty Cycle,  $Z_{OUT} = 50\Omega$ .
- 2.  $C_L = 50 pF \pm 5\%$  including scope, wiring and stray capacitance without package in test fixture.



PAGE 34

ISSUE 1

# TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 7	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 120	nA
8 to 15	Input Current Low Level	I <sub>IL</sub>	As per Table 2	As per Table 2	±20	nA
16 to 23	Input Current High Level	lіН	As per Table 2	As per Table 2	± 20	nA
42 to 47	Output Voltage Low Level 4	V <sub>OL4</sub>	As per Table 2	As per Table 2	±0.026	V
72 to 77	Output Voltage High Level 4	V <sub>OH4</sub>	As per Table 2	As per Table 2	± 0.2	V
84	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	V
85	Threshold Voltage P-Channel	$V_{THP}$	As per Table 2	As per Table 2	± 0.3	V



PAGE 35

ISSUE 1

# TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	V <sub>OUT</sub>	Open or V <sub>SS</sub>	
3	Inputs - (Pins D/F 1-2-4-6-10-12-14-15 (Pins C 2-3-5-8-13-15-18-19)	) V <sub>IN</sub>	V <sub>SS</sub>	V
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	6.0(+0-0.5)	V
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	0	V
6	Duration	t	72	Hours

#### NOTES

- 1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.
- 2. Output Load =  $1k\Omega$ min. to  $10k\Omega$  max.

# TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	V <sub>OUT</sub>	Open or V <sub>DD</sub>	-
3	Inputs - (Pins D/F 1-2-4-6-10-12-14-15) (Pins C 2-3-5-8-13-15-18-19)	V <sub>IN</sub>	$V_{DD}$	V
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	6.0( + 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	0	V
6	Duration	t	72	Hours

#### NOTES

- 1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.
- 2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.



PAGE 36

ISSUE 1

# TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	V <sub>OUT</sub>	V <sub>DD</sub>	V
3	Inputs - (Pins 2-4-6-10-12-14) (Pins 3-5-8-13-15-18)	V <sub>IN</sub>	V <sub>GEN</sub>	Vac
4	Inputs - (Pins D/F 1-15) (Pins C 2-19)	V <sub>IN</sub>	V <sub>SS</sub>	V
5	Pulse Voltage	V <sub>GEN</sub>	0V to V <sub>DD</sub>	Vac
6	Pulse Frequency Square Wave	f	100k $\pm$ 10% 50 $\pm$ 15% Duty Cycle $t_r = t_f \le$ 400ns	Hz
7	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	6.0(+0-0.5)	V
8	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	0	V

## <u>NOTES</u>


- 1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.
- 2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.



PAGE 37


ISSUE 1

# FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



**NOTES** 1. Pin numbers in parenthesis are for the chip carrier package.

# FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 38

ISSUE 1

# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



**NOTES** 1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 39

ISSUE

# 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

#### 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

# 4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

## 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

#### 4.9 TOTAL DOSE IRRADIATION TESTING

#### 4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

#### 4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

#### 4.9.3 Electrical Measurements

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



PAGE 40

ISSUE 1

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSOLUTE		LINIT
140.	ONANAOTENIO 1100	STIVIDOL	TEST METHOD	CONDITIONS	(Δ) (NOTE 1)	MIN	MAX	UNIT
1	Functional Test 1		As per Table 2	As per Table 2	-	<u>-</u>	ėr	~
2	Functional Test 2	-	As per Table 2	As per Table 2	-	**************	*	-
3	Functional Test 3	~	As per Table 2	As per Table 2	~		.,	-
4 to 7	Quiescent Current	l <sub>DD</sub>	As per Table 2	As per Table 2	± 0.12	•	0.4	μА
8 to 15	Input Current Low Level	l <sub>IL</sub>	As per Table 2	As per Table 2	±20	-	- 50	nA
16 to 23	Input Current High Level	ΙΗ	As per Table 2	As per Table 2	± 20	-	50	nA
42 to 47	Output Voltage Low Level 4	V <sub>OL4</sub>	As per Table 2	As per Table 2	± 0.026	sa .	0.26	V
48 to 53	Output Voltage Low Level 5	V <sub>OL5</sub>	As per Table 2	As per Table 2	± 0.026	<u>.</u>	0.26	٧
72 to 77	Output Voltage High Level 4	V <sub>OH4</sub>	As per Table 2	As per Table 2	±0.2	3.98	-	٧
78 to 83	Output Voltage High Level 5	V <sub>OH5</sub>	As per Table 2	As per Table 2	±0.2	5.48	-	V
84	Threshold Voltage N-Channel	$V_{THN}$	As per Table 2	As per Table 2	±0.3	-0.45	-1.45	V
85	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	± 0.3	0.45	1.35	٧
102 to 107	Output Leakage Current Third State (Low Level Applied)	l <sub>OZL</sub>	As per Table 2	As per Table 2	± 0.2	***************************************	- 0.5	ĮзА
107 to_ 113	Output Leakage Current Third State (High Level Applied)	lozh	As per Table 2	As per Table 2	±0.2		0.5	μA

## NOTES


The change limits (Δ) are applicable to the Operating Life test only. The change in parameters between
initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall
not be exceeded.



PAGE 41

ISSUE 1

# FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



# **NOTES**

- 1. Pin numbers in parenthesis are for the chip carrier package.
- 2. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.



PAGE 42

ISSUE 1

# TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

NO.	CHARACTERISTICS	ARACTERISTICS SYMBOL SPEC. AND/OR		TEST	CHANGE LIMITS	ABSOLUTE		UNIT
		0	TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	ONL
4 to 7	Quiescent Current	l <sub>DD</sub>	As per Table 2	As per Table 2	-		40	μA
84	Threshold Voltage N-Channel	$V_{THN}$	As per Table 2	As per Table 2	± 0.6	-0.4	-1.5	٧
85	Threshold Voltage P-Channel	$V_{THP}$	As per Table 2	As per Table 2	±0.6	0.4	1.4	V



PAGE 43

ISSUE 1

# APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.3	Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go- tests and presented in histogram form is required.



Rev. 'C'

PAGE 44

ISSUE 1

# APPENDIX 'B'

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255.
	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life Test During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.