



ICs packaging: Road Map and Trends for Space applications

Thierry Gouvernel, Head of Strategic Business Development
e2v Grenoble









Packaging products & process

Where are we today?

e2v

Wire bonding		Flip Chip	
Hermetic	Non hermetic	Al ₂ O ₃	HiTCE
Ceramic DIL, PGA, QFP, BGA.. → 352 leads (800 wires) 32 µm aluminium wedge	EBGA → 380 I/O Ball bonding SAC balls	High lead bumps → 1 cm ² die → 25 x 25 mm LGA Solder column interposer	High lead bumps → 1 cm ² die → 33 x 33 mm LGA High lead balls
			




600 m², class ISO5 (100)
 500 m², class ISO6 (1000)
 nb : preal in class ISO 4 (10)

Road Map

Package Design & Assembly Process Capabilities

e2v




Package Road Map

e2v

Kovar ring
packages
(Seam welding)



Stacked die




SIP,
WLCSP,..



MCM
flip chip



Hermetic flip-chip
(Seam Welding)



2011

2012


2013

...


Heatspreader
flip chip



Large Hi Rel
quasi hermetic
flip chip



Hi-rel
organic



speed

3 GHz

6 GHz

...

1200

2000

...

I/O count

Technical Solutions

Focus on : seam welding



e2v

Current seal technology for **hermetic** packages (AuSn reflow) is performed at more than 300°C.

This temperature is now an important drawback, and **seam welding** becomes mandatory for :

- gold wire bonding (condition for very fine pitch)
- hermetic flip chip / underfill
- use of mainstream die attach adhesives (epoxies,..) instead of high temperature specific materials, such as silver glass
- and, more generally, use of organic materials in the cavity for specific applications (getters, **stacked die**, Thermal Interface..)
- compatibility with some wafer technologies which cannot withstand high temperature

For future products, this will lead to the addition of a kovar ring on package.



Technical Solutions

Focus on : Extended flip chip – Hermetic flip chip

e2v

Flip chip assembly has been performed at e2v for more than 10 years for military grade, up to 1 cm², 1200 bumps.




In the next years, this capability shall extend to :

Larger dice (up to 2 cm²), high pin count

Smaller bump pitch

Low k wafers

Hermetic flip chip or Quasi hermetic (HiTCE ceramics)



Mainstream use

On one side : Hi Rel / space market is becoming a specific requirement

On the other side : materials and equipments suppliers implement company / factory merges, which often leads to **low runners EOL**

→ In order to guarantee long term availability, we must use, as much as possible, **mainstream materials / process / equipments**

Hermeticity

It is still the baseline for ICs & should remain for several years.

Nethertheless, attention should be paid to technologic evolutions in order to assess organic substrates, quasi hermetic solutions, etc...

Need for community support, in order to

- develop or adapt materials / process / equipments for space applications
- assess reliability in Space environment
- develop ESCC specifications for flip chip, stacked die, etc...