Summary of LET Requirements/Testing

Ray Ladbury
NASA/GSFC Radiation Effects And Analysis Group
Natural Space Environment
Radiation Regimes*

- **High (~10% of mix)**
  - > 100 krads (Si)
  - May have
    - long mission duration
    - intense SEE environment
    - intense displacement damage environment

- **Moderate (~65% of mix)**
  - 10-100 krads (Si)
  - May have
    - medium mission duration
    - intense SEE environment
    - moderate displacement damage environment

- **Low (~25% of mix)**
  - < 10 krads (Si)
  - May have
    - short mission duration
    - moderate SEE environment
    - low displacement damage environment

**Examples:**
- Europa, GTO, MEO
- Type of device: Rad hard (RH)

**Use Rad Hard Parts**
- Radiation test needs: Low
  - SEU: LET>37 MeVcm²/mg
  - SEL: LET>70-80 MeVcm²/mg

- **Examples:**
  - EOS, highLEO, L1, L2, ISSA
  - Type of device needed: Rad tolerant (RT)

  **Use Rad Tolerant Parts**
  - Radiation test needs: Moderate to High
  - Moderate SEL: LET>70 MeVcm²/mg

  **Examples:**
  - HST, Shuttle, XTE, Orion
  - Type of device needed: SOTA commercial with SEE mitigation

  **May Use COTS Parts**
  - Radiation test needs: High
  - SEL: LET>37 MeVcm²/mg

*Shamelessly lifted from Ken LaBel’s “NASA Radiation Technology Needs”

Effect of System Complexity

Test Fluence/LET to achieve a 1% failure probability @95% CL given a null result. Assumes FOM error rate and 95% WC Poisson downward fluctuation @ highest LET.

![Graph showing the relationship between number of parts and required test LET or fluence. The graph indicates that as the number of parts increases, the required test LET or fluence also increases. At 10^7 cm^-2 test fluence, the required test LET is 60 MeV cm^-2/mg.]

The Problem: It’s No Longer Just LET

Some testing needs are difficult to meet at low-energy facilities.

**Test Fidelity**
1) Single-Event Latchup (SEL)
2) Single-Event Gate Rupture/ Burnout (SEGR/SEB)
3) Multi-Cell/Multi-Bit Upset (MCU/MBU)
4) Nuclear Scattering with high-Z recoils
Summary: Some SEE risks inherently depend on ion energy as well as LET

**Testability**
1) Novel Packaging (e.g. flip-chip, BGA)
2) Increased Integration (System on a chip—SOC—and System in a Package—SIP)
3) Novel Test Conditions (e.g. cryogenic testing)
Summary: What matters is LET at the sensitive volume.

What matters is charge collected in the sensitive volume!

Challenge: Develop qualification methods that effectively reduce risk while not making the cost of qualification prohibitive.
Testability Issues

Packaging poses significant issues for testing state-of-the-art microcircuits. Metal lead frames, flip-chip/BGA/CGA pose significant barriers to reaching die active area and to knowing the LET when you do. Die are also becoming thinner—and so more fragile—but still not thin enough to test at low-energy facilities.
Testability Issues (Continued)

Preparing die for testing is becoming more difficult. DDR2 SDRAM from Samsung had initial thickness of ~250 microns. After thinning to ~150 µm, the cracks on the preceding slide were noted. Edge-on photos show the likely cause was buckling of the die when it became too thin to support the strain on it.

Note that the bowing in the middle has pulled up solder balls off of the carrier. Where does this stress come from? Will it be a general feature in deep submicron feature size CMOS?

Parts are 90nm feature size 1 Gbit DDR SDRAMs in 68 pin FBGA
Integration Poses Testability Challenges

From ITRS 2005

More than Moore: Diversification

Analog/RF  Passives  HV Power  Sensors Actuators  Biochips

Issues for New Technologies
- new silicon
- new packaging
- new workmanship
- new board/carrier material
- new application/programming

*lifted shamelessly from ITRS-2005, Executive Summary

Challenges on a Chip

- SOC poses challenges for several reasons
  - Complex control logic means complicated SEE data especially for broad-beam irradiation
  - Many functions means many complex processing steps
  - High integration level means SOTA processing, new structures, materials and failure modes
  - “High-value” means samples are expensive
Challenges in a Package

• Reasons for SiP
  – Resolves timing issues
  – Allows integration of dissimilar technologies
  – More economical for small-scale manufacture

• System-in a Package also poses challenges
  – Die are often thinned and rely on packaging for support
  – Repackaging may damage parts or alter SEE response
  – Even if repackaging succeeds, signal-integrity and fidelity pose significant challenges
  – Thinning/laser testing won’t work

*adapted from ITRS-2005, Assembly and Packaging
Novel Test Conditions

• Space missions are also changing
  – New environmental conditions
    • Cryogenic Operation for IR detectors
    • Extreme Temperature Fluctuations
  – The Low-Energy Frontier
    • Material degradation studies
      – JWST sunshield required protons with energy <100 eV
    • Displacement Damage
      – Low-energy protons important to map out Coulomb dependence of damage.
High-Energy Facilities: An Answer?

Michigan State delivers ions with energies up to 120 MeV/amu and ranges in mm, rather than microns

<table>
<thead>
<tr>
<th>Ion</th>
<th>Maximum Energy (MeV/amu)</th>
<th>Incident LET in Si (MeVcm²/mg)</th>
<th>Range in Si (microns)</th>
<th>Bragg Peak LET in Si (MeVcm²/mg)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ar-36</td>
<td>143</td>
<td>1.5</td>
<td>8860</td>
<td>18</td>
</tr>
<tr>
<td>Kr-78</td>
<td>121</td>
<td>6.1</td>
<td>4440</td>
<td>40</td>
</tr>
<tr>
<td>Xe-136</td>
<td>131</td>
<td>14.1</td>
<td>3070</td>
<td>69</td>
</tr>
<tr>
<td>Bi-209</td>
<td>72</td>
<td>42</td>
<td>1100</td>
<td>100</td>
</tr>
</tbody>
</table>

Unfortunately
- Cost is ~$2600/hr with a minimum 24 hour commitment
- Tuning to a new ion takes ~24 hours at the above rate
- High-LET beams are relatively rare (1-2 times per year).
- Initial incident LET is low (e.g. 14.1 MeVcm²/mg for Xe)
High-Energy Facilities Are Complicated
Adapting Existing Nuclear Science Facilities is Expensive
High-Energy Facilities: An Answer?

- Results at MSU’s SEETF agree well with other facilities

256 K SRAM

1 Gbit DDR SDRAM
High-Energy Facilities: Caveats

• For high-energy facilities, knowing ion LET means knowing overburden in detail—plastics and other “light” materials often contain impurities.

<table>
<thead>
<tr>
<th>Part</th>
<th>Packaging</th>
<th>Incident Energy (MeV)</th>
<th>LET @ die surface (MeV•cm²/mg)</th>
<th>Average Cross Section (cm²)</th>
</tr>
</thead>
<tbody>
<tr>
<td>IDT71256</td>
<td>Lidded Plastic</td>
<td>9574</td>
<td>N/A</td>
<td>2.01x10⁻³</td>
</tr>
<tr>
<td>IDT71256</td>
<td>Delidded</td>
<td>9574</td>
<td>6.3</td>
<td>1.08x10⁻³</td>
</tr>
<tr>
<td>IDT71256</td>
<td>Lidded Plastic</td>
<td>5953</td>
<td>N/A</td>
<td>6.92x10⁻⁵</td>
</tr>
<tr>
<td>IDT71256</td>
<td>Delidded</td>
<td>5953</td>
<td>8.7</td>
<td>5.15x10⁻³</td>
</tr>
<tr>
<td>M65656</td>
<td>Lidded Plastic</td>
<td>9574</td>
<td>6.3</td>
<td>4.89x10⁻²</td>
</tr>
<tr>
<td>M65656</td>
<td>Delidded</td>
<td>9574</td>
<td>7.1</td>
<td>1.35x10⁻¹</td>
</tr>
<tr>
<td>M65656</td>
<td>Lidded Hermetic</td>
<td>5953</td>
<td>11.7</td>
<td>1.61x10⁻²</td>
</tr>
<tr>
<td>M65656</td>
<td>Delidded</td>
<td>5953</td>
<td>6.3</td>
<td>1.25x10⁻²</td>
</tr>
</tbody>
</table>

• Range-out of ion beam
• Straggling and beam spreading can alter LET and flux
• Achieving high LET done by degrading primary beam and can be time consuming
• Not a panacea

BUT! When you need it, the facility is invaluable.
Testability: Summary

- Scaling makes devices more difficult to test
  - Greater integration means more complicated SEFIIs and increasing importance of SETs
    - May be very difficult to characterize fully with broad-beam radiation
    - Current microbeams may not have sufficient range
    - Laser testing is much more difficult due to metallization—even from the back side
  - New Packaging makes it more difficult to prepare parts for testing without damaging them or altering their performance
    - BGA, SIP and SOC all pose challenges
  - New materials and structures may introduce new failure modes.

- High-energy facilities offer greater penetration, but are more difficult to work at and more expensive.

- Ability to do micro—or at least “mini” beam testing could be very useful for figuring out vulnerabilities for SOC.
  - Metallization may preclude or at least complicate laser testing.
Test Fidelity: Range and Destructive Failure

Titus et al. showed SEGR susceptibility depends on ion energy.

• Levinson showed that ion range influenced SEL cross section [Single Event Latchup (SEL) in IDT 7187 SRAMs-dependence on ion penetration depth,” RADECS 93 (1993)]
• But how much range is enough?
  • Current best guesses >60-100 microns
Test Fidelity: Multi-Cell and Multi-Bit Upsets

- Shrinking technologies mean more bits upset per ion, but not always more MBUs
  - Many memories separate logically related bits by interleaving them with unrelated bits—but there’s a limit
  - High-energy ions produce broader ionization tracks even at normal incidence and longer tracks at oblique incidence.

- Will increasing cell densities reach a point where GCR ions defeat interleaving?
  - How will we know without testing with high-energy ions?

MBUs may not be symmetric wrt rotation.
Fidelity to the Space Environment

MSU allows us to reproduce 99% of the space radiation spectrum in Linear Energy Transfer (LET) and energy for LET > 3 MeV·cm²/mg.
But There Is More to SEE Than LET

- LET is the right parameter for SEL, but energy/range important
- For SEGR, both LET and ion energy are important.
- Energy could become critically important for MBUs
  - Possibly important for configuration memory as well as bulk memory
- Also nuclear scattering by light ions
  - Warren et al. showed that recoils from nuclear scattering in metallization by light ions can cause upsets in rad-hard SRAMs

New Technologies have lots of metal in close contact with semiconductor
MY Qualification Suggestions

- Heavy-ion testing of individual die driven by realistic I/O
- Proton testing “suggests” low LET behavior
  High-Energy Heavy-Ions for High LET
- Qualification of SOTA COTS will require reverse engineering or vendor involvement at all stages
- Verification of Model
- Calculation of Rates
- Mitigation
- Modeling to translate device/subsystem/die level effects into SoC/SiP level effects
Conclusions

• Economics drive commercial semiconductors toward greater integration and complexity—and hence higher value
  – The drive toward SiP shows this trend will continue even if scaling fails
• Increased capability at lower weight/power drive spacecraft designers to use COTS
• Challenge: Find economical methods to qualify new technologies
  – Test facilities need to further that goal
    • High-LET and high-energy are essential for both testability and fidelity.
    • High cost per hour must be justified by higher productivity.
    • High-energy is essential to address some risks—SEL, SEGR, and MBUs
    • High-Z recoils from nuclear collisions will be range limited at accelerators, but probably not so in space
      – We still fall an order of magnitude short of energy/amu relative to GCR peak.
• If the cost of qualification becomes too high, programs must choose:
  – Increased cost (meaning we’ll be overworked)
  – Increased risk (meaning we’ll be working as consultants when they fail)
  – Overly conservative design (meaning we’re out of a job)
Acknowledgment

The Author would like to acknowledge the sponsors of this effort: NASA Electronic Parts and Packaging Program (NEPP), NASA Flight Projects, and the Defense Threat Reduction Agency (DTRA.)