TOTAL DOSE STEADY-STATE IRRADIATION

TEST METHOD

ESCC Basic Specification No. 22900

Issue 4	October 2010

Document Custodian: European Space Agency - see https://escies.org

LEGAL DISCLAIMER AND COPYRIGHT

DOCUMENTATION CHANGE NOTICE

(Refer to https://escies.org for ESCC DCR content)

	CHANGE DESCRIPTION
616	Editorial changes per DCR.

TABLE OF CONTENTS

1. SCOPE

1.1 GENERAL

This specification defines the basic requirements applicable to the steady-state irradiation testing of integrated circuits and discrete semiconductors suitable for space applications. Two separate phases are addressed by this specification due to different requirements with regard to logistics and physical evaluation. The requirements for the two phases are:

– Evaluation of technology, especially oxide process variations and time dependent effects.
– Qualification and lot acceptance of high reliability devices.

The two requirements are described in the Procedures for Evaluation Testing and The Procedures for Qualification and Procurement Lot Acceptance paragraphs respectively. Detailed requirements applicable to individual component types (e.g. test circuits, worst case for bias during irradiation) shall be specified in the relevant Test Plan and/or applicable Detail Specification. The test shall be considered as destructive.

1.2 PURPOSE

The purpose of this specification is to define the requirements for testing semiconductor devices, including discrete devices and integrated circuits, for the effects of total ionising dose and/or displacement damage. The test method includes only steady-state irradiation and is not applicable to pulsed irradiation. The possibility of further degradation with time after irradiation is accommodated in the procedures.

2. RELATED DOCUMENTS

2.1 APPLICABLE DOCUMENTS

The following ESCC specifications, at current issue, form part of and shall be read in conjunction with, this specification.

ESCC 21300	Terms, Definitions, Abbreviations, Symbols and Units
ESCC 21500	Calibration System Requirements

Unless otherwise stated herein, references within the text of this specification to the Generic Specification or the Detail Specification shall mean the relevant ESCC Generic or Detail Specification respectively.

2.2 REFERENCE DOCUMENTS

ASTM E-668	Practice for Application of Thermoluminescence Dosymmetry (TLD) Systems for Determining Absorbed Dose in Radiation Hardness Assurance Testing of Electronic Devices
ASTM E-820	Practice for Determining Absolute Absorbed Dose Rates for Electron Beams
ASTM E-1249	Standard Practice for Minimising Dosimetry Errors in Radiation Hardness Testing of Silicon Electronic Devices Using Co 60 Sources

3. TERMS AND DEFINITIONS

The terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply. In addition the following definitions and abbreviations are used:

3.1 DEFINITIONS

Radiation Level and Lot Acceptance Doses	The test level used in device lot acceptance tests. It is derived from the calculated radiation exposure for a given application, multiplied by the radiation design margin considered appropriate.
In-Situ Testing	The testing of devices which are physically located in the irradiation exposure chamber during electrical measurements. Bias is continuously applied to the devices, except for momentary interruptions of bias during electrical measurements. Measurements are made during or after each radiation exposure.
Remote Testing	The testing of devices after removal from the irradiation chamber for measurement. The reasons for removal are of two kinds: (a) Inability to pass signal leads from on-site measurement system into the irradiation chamber. (b) Necessity of transporting samples to an off-site ("remote") measurement system. The time intervals between exposure, measurement and re-exposure may be very different for (a) and (b). For (b), refer to the time interval for measurement, it may be necessary to extend the recommended intervals of 1 hour for measurement and 2 hours for re-exposure. If devices have to be removed from their exposure sockets, then, during transport, the leads must be shorted together, either by insertion in conductive foam or by the use of an appropriate fixture.
Time-dependent effects (TDE)	Effects of radiation exposure which vary either with the time of exposure or the time after exposure is completed.
Post-irradiation Effects (PIE)	Effects of radiation exposure which vary either with the time of exposure or the time after exposure is completed.
Rebound	In MOS structures, a subset of TDE involving a net degradation of performance due to changes in trapped oxide charge and interface state density over periods of time of the order of several weeks.
Accelerated Ageing and Over-ageing	Use of elevated temperature and bias to accelerate TDE, especially rebound. If ageing gives excessive recovery of performance, this is termed over-ageing.
Displacement Damage	The disturbance of the semiconductor crystal by the dislodging or displacing of atoms from their lattice sites as frequently produced by energetic particles (e.g. protons, neutrons). The term is used to distinguish from ionisation effects or surface effects.
Level of Interest	The Level of Interest is a dose value having a specific significance for the test authority. The value may be the anticipated dose at a component location within a spacecraft, the average tolerance level or the minimum tolerance level required of a component. The maximum test level is usually higher than the Level of Interest to allow for design margins and lot to lot variability.

3.2 ABBREVIATIONS

ESCIES	European Space Components Information Exchange System (See https://escies.org)
PIE	Post-irradiation Effects
TDE	Time-dependent effects

4. EQUIPMENT AND GENERAL PROCEDURES

The equipment shall consist of the radiation source, electrical parameter measurement system, test circuit board(s), cable, interconnect board or switching system, test fixtures and appropriate dosimetry instruments.

Precautions shall be taken to obtain an electrical parameter measurement system which, by use of sufficient insulation, ample shielding, satisfactory grounding etc. shall yield suitably low levels of interference from mains power supplies and other sources of noise and leakage. The magnitude of interference from each of these items shall be sufficiently small so as not to affect any electrical measurement.

4.1 RADIATION SOURCE AND DOSIMETRY

4.1.1 Sources for Ionisation Damage

The radiation source used for the test shall be the field of a Cobalt 60 gamma source or an electron accelerator beam. Alternative sources that can be correlated to these sources may be used but, in the case of dispute, the Cobalt 60 or electron accelerator methods shall govern. The dose at the device under test shall be measured to a resolution of better than 10% and the non-uniformity of the radiation field in the test area shall be a maximum of 10%. The field uniformity shall be verified if the geometry of the test setup is changed.

4.1.2 Sources for Displacement Damage

Certain technologies may be identified as being primarily, or uniquely, sensitive to displacement damage (e.g. GaAs, JFETs, LEDs etc.). For these technologies the preferred radiation source is an electron accelerator with sufficient energy to ensure that the energy at the surface of the chip is at least 2.5MeV. Proton accelerators and neutron sources may also be used where required (e.g. missions primarily exposed to a proton environment) and provided damage equivalence can be shown. For displacement damage testing, the general provisions of this specification regarding test conditions, dosimetry and reporting are applicable.

4.1.3 Cobalt 60 Source

The gamma-ray dose rate of a Cobalt 60 source shall be calibrated in accordance with the requirements of ESCC Basic Specification No. 21500 to 5% or better. Dosimetry shall be traceable to national standards. Corrections for source decay shall be made once per month.

Test specimens shall be surrounded by equilibrium material which will minimise dose enhancement from low-energy scattered radiation by producing charged-particle equilibrium. If it can be demonstrated that low-energy scattered radiation does not cause dosimetry errors due to dose enhancement, then the equilibrium material may be omitted. For equilibrium, the use of a container of at least 1.5mm Pb with an inner lining of at least 0.7mm Al is recommended.

4.1.4 Electron Source

The electron source used for the test shall be a steady-state type. The electron energy shall be sufficient

to penetrate the package and have 1 to 3 MeV energy remaining at the semiconductor die.

The electron beam shall be monitored with a Faraday Cup and a current integrator (which may also be used to terminate the radiation at the specified fluence level). Alternative monitoring methods may be used, but, in the case of dispute, the Faraday Cup and current integrator method shall govern. In the case of ionisation effects, the fluence for a given electron energy shall be accurately converted to Rad(Si). The dose profile of the beam shall be uniform within±10% for a distance of at least 24mm or 5 times the chip diagonal, whichever is the greater.

4.2 RADIATION LEVELS

The test devices shall be exposed to within 10% of the specified radiation dose level(s) or fluence(s). If multiple exposures are required for a set of test devices, then:

(a) The post-irradiation electrical parameter measurements shall be performed after each exposure.
(b) Unless otherwise specified in the test plan, there shall be a minimum of 3 exposures for which the increments in dose level(s) will be in ratios of 1/3, 1 and 3 times the radiation level of interest. The radiation level shall be specified in the test plan.

Letter	Rad(Si)	Gy(Si)
M	3k	30
D	10k	100
E	20k	200
P	30k	300
F	50k	500
R	100k	1000
A	300k	3000
G	500k	5000
H	1000k	10000

4.3 RADIATION DOSE RATES

The Dose Rate shall be specified in the Test Plan. Depending on the expected maximum radiation level, the dose rate shall be adjusted so that the total exposure time is less than 96 hours. Longer periods of time at a lower dose rate may be used in certain cases if agreed by the ESCC Executive prior to commencing qualification testing, or by the Orderer in the case of procurement. The dose rate shall be held constant within 10% during a given radiation exposure. Dose rates shall be chosen in such a way that the errors in dose coming from timing errors and initial beam adjustment are kept below 5%.

Two dose rate windows are specified:

Window 1 ("Standard Rate"): 3.6 krad to 36 krad hr^{-1} (36 to 360 $Gy.hr^{-1}$)

Window 2 ("Low Rate"): 36 to 360 rad hr^{-1} (0.36 to 3.6 Gy hr^{-1})

Alternative dose rate windows may be agreed by the ESCC Executive prior to commencing qualification testing, or by the Orderer in the case of procurement.

Window 2 is an optional supplementary test for use when strong time-dependent effects are identified in

the preliminary evaluation, typically during the room temperature anneal test in Section 5.

4.4 TEMPERATURE RQUIREMENTS

The devices under test shall be irradiated in an ambient temperature of +20±10˚C which shall not vary by more than 3˚C during the irradiation exposure. The electrical measurements shall be performed at the temperature specified in the Detail Specification for Electrical Measurements at Room Temperature. If the devices are transported to and from a remote electrical measurement site, the temperature of the test devices during transport shall not be allowed to increase by more than 10˚C with respect to the temperature of the irradiation environment.

4.5 ELECTRICAL MEASUREMENT SYSTEMS

All instruments used for the electrical measurements shall have the stability, accuracy and resolution required for accurate measurement of the electrical parameters of the test devices as given in the Detail Specification. Any parts of the system required to operate within the irradiation chamber shall be insensitive to the required accumulated test doses or be shielded until that condition is achieved.

4.6 TEST FIXTURES

Devices to be irradiated shall be mounted on test circuit boards together with any associated circuitry necessary for application of bias during irradiation or for in-situ measurements. Other than devices under test, components that are placed on the board(s) shall be insensitive to the required accumulated test doses or be shielded so that that condition is achieved.

For these tests, the device terminals shall be electrically connected as prescribed in the Test Plan and/or Detail Specification. The geometry and materials of the completed board(s) shall allow uniform irradiation of the devices under test. If the radiation beam is unidirectional then, unless otherwise specified, the beam shall be perpendicular to the diffusion face of the semiconductor chip.

Design and construction practices shall be used to prevent damage by oscillation, and to minimise external noise pick-up and leakage currents and to obtain accurate measurements of device parameters. Only sockets which are radiation-resistant and do not exhibit any significant leakages (relative to the devices under test) shall be used to connect devices and associated circuitry to the test board(s). Similar precautions shall be taken in respect of cabling and switching systems. All equipment used repeatedly in radiation fields shall be checked periodically for physical and/or electrical degradation.

To assess interference and leakage, a circuit board shall be connected to the entire system, with no test devices installed, all sources of noise and interference operative, but no radiation field applied. The current as measured for the specified bias between any 2 terminals on each empty socket shall not exceed 10% of the lowest current value given in the specification of pre-irradiation values.

4.7 TEST SET-UP AND SITE REQUIREMENTS

The test specification shall state whether electrical parameters shall be measured in the irradiation chamber (in situ) or after removal from there ("remote"). In the case of applications for which TDE is important, the advantages of each method shall be carefully weighed against the disadvantages.

4.7.1 In-Situ Testing

Prior to being irradiated, each test device shall be checked for operation according to the Test Plan and/or Detail Specification. When the entire system is in place for the in-situ radiation test, it shall be checked for proper interconnections, leakage and noise level. The system shall be monitored for oscillations and current drain. The test devices shall remain in place on the test circuit board which itself shall remain in its irradiation location throughout the irradiation and measurement sequence (except for source types which require removal of the board from the irradiation location to end an irradiation).

To ascertain the proper operation and stability of the measurement system, a control device shall be measured with the measurement system before the insertion of test devices and again upon completion of the irradiation and measurement series after removal of the test devices.

4.7.2 Remote Testing

Unless otherwise specified in the Test Plan, all terminals of the device under test shall be shorted together after removal from the irradiation bias fixture. Before and after all electrical measurements on irradiated devices, the control devices shall be measured according to the Test Plan and/or Detail Specification requirements to confirm proper operation of the measurement system.

4.7.3 Bias Conditions

(This paragraph applies to the voltage applied to high impedance terminals such as gates of MOSFETS and reverse bias to junctions).

While connected to the bias fixture, the biasing condition for the test devices, including the values of voltage and duty cycle, shall be maintained and monitored to remain within 10% of the conditions specified in the Test Plan and/or the Detail Specification. If these limits are exceeded the test shall be void. Unless otherwise specified, the bias applied to the test devices shall be worst case conditions to produce the greatest radiation-induced damage to those devices. The specified bias shall be maintained at all times on each device until removal of the device except for the periods required for electrical parameter measurements. The worst-case bias condition shall be determined during the evaluation phase. Devices to be annealed shall be mounted on boards providing the same bias condition as used for irradiation.

4.8 TIME INTERVALS FOR MEASUREMENT

Unless otherwise specified, the time intervals given below shall be observed. Justifications for longer intervals shall be given together with appropriate bias conditions to be used during transport and storage.

(a) The time interval from the completion of an exposure to the start of the measurement of parameters shall be a maximum of 1 hour.
(b) The time interval from the completion of an exposure to the start of the next exposure shall be a maximum of 2 hours.

5. PROCEDURES FOR EVALUATION TESTING

The technology shall be evaluated thoroughly for variations and average levels of radiation effects. For high impedance device terminals, e.g. MOS gates, the influence of voltage value and duty cycles of bias shall be studied so as to determine the worst case bias condition. The applicability of shorted terminals for transport and storage shall be validated for non-CMOS technologies. Time dependent effects (TDE) shall be studied for MOS devices or those technologies having inherent MOS structures such as bipolar devices with oxide isolation. Cases of "rebound" in N-channel MOS elements or their equivalent in other devices shall be identified and reported explicitly. The significance of other cases of time-dependence for missions conducted at low dose rates shall be reported.

5.1 EVALUATION IRRADIATION TEST PLAN

The test devices shall be irradiated in accordance with a drafted Test Plan. The Test Plan shall essentially contain all information according to Par. 7.2. The plan shall be designed to determine worst-case bias conditions, to detect the degree of variation in radiation response from diffusion lot to lot and the degree of time dependence of the radiation response. The use of Process Validation modules and test transistors is encouraged for the evaluation stage.

5.2 SAMPLE SELECTION

A minimum sample of 11 test devices shall be selected at random from a minimum of two different diffusion lots, making a minimum of 22 samples in all. One sample from each lot shall be designated an "unirradiated control". The test samples shall have been screened to commercial or military grade and assembled in appropriate test packages. The devices shall originate from the same supplier, fabrication plant and processing line as intended for future hi-rel production.

5.3 SAMPLE SERIALISATION

Immediately after selection, each individual sample device shall be serialised to facilitate pre-and post-irradiation data identification and comparison. The system of marking shall be such as to ensure that the samples are clearly identified as to:

(a) Date-code of the sample.
(b) Their individual identification.

5.4 RADIATION EXPOSURE AND TEST SEQUENCE

The sequence of steps for the radiation exposure and test sequence during technology evaluation shall be as given below. The Standard Dose Rate window shall be used unless otherwise specified. The value of bias voltage used shall not be altered between steps (c) and (g). The flow chart for the evaluation test sequence is given in Figure 1.

(a) Serialisation of all devices.
(b) Initial room temperature electrical characterisation of all devices with special emphasis to parameters monitored during/after irradiation. All measurements shall be read and recorded in the irradiation test report using the format provided in the ESCC forms section of ESCIES.
(c) Set-up of radiation source and bias of devices for irradiation as specified.
(d) Irradiation of devices until failure. Multiple exposures shall be used, with monitoring of electrical parameters in between. Approximately 5 intermediate datapoints shall be aimed for prior to failure.
(e) Post irradiation electrical characterisation within 1 hour of completion of exposure. Control device parameters shall also be measured.
(f) 25˚C anneal under bias. Unless otherwise specified, parameters shall be remeasured 12, 24 and 168 hours after completion of the final exposure.
(g) Accelerated ageing under bias. Devices shall be baked at 100˚C under bias for 168 hours. Alternative conditions are allowed if these conditions have been demonstrated to cause equal or greater rebound effects (e.g. degradation in speed, timing and output drive). Lower temperatures and times are required if the above ageing conditions have been demonstrated to produce excessive performance recovery.
(h) Final room temperature characterisation of all devices.

5.5 ELECTRICAL MEASUREMENTS

The electrical measurements required shall be as follows:

(a) Initial electrical measurements shall be performed as specified in Note 1.
(b) Electrical measurements at intermediate points and/or at the end of exposure shall be performed as specified in Note 2.
(c) Final electrical measurement shall be performed as specified in Note 1.

NOTES:

1. Electrical test parameters shall be those of “Room Temperature Electrical Measurements” in the Detail Specification, if existing, or specified parameters in the Evaluation Test Plan expected

to form the subsequent basis for such measurements.

2. Electrical test parameters shall as a minimum be those of "Electrical Measurements for Total Dose Radiation Testing" in the Detail Specification, if existing, or specified test condition parameters in the Irradiation Test Plan expected to form the subsequent basis for such measurements.

5.6 REPORTING OF EVALUATION

Electrical test results and other observations shall be collected in a test report. Recommendations regarding the form of the tests in the next phase shall be given, including the requirements for:

(a) Worst case bias.
(b) Room temperature anneal times.
(c) Accelerated ageing temperature and time for MOS devices.
(d) Sample size.
(e) Methods for detection of diffusion lot to lot variation value in radiation response
(f) A goal for Lot Acceptance Dose, i.e. the specified values of dose rates and specifying any multiple exposure requirements.
(g) Recommendations for parameters and conditions to be entered in the "Electrical Measurements for Total Dose Radiation Testing" section of the Detail Specification.

6. PROCEDURES FOR QUALIFICATION AND PROCUREMENT LOT ACCEPTANCE

6.1 GENERAL

Knowledge of the absolute value and statistical spread of radiation tolerance in a device production line shall be established by qualification of a manufacturer/device type for a given radiation dose value under given conditions. For devices which are qualified, lot acceptance tests shall be performed in addition, in order to control the statistical spread and ensure compliance with the qualification level. For devices which are not qualified to a given radiation level, lot acceptance testing is performed to ensure that, within statistical limits, the procurement lot meets the requirements of the purchase order.

6.2 TEST PLAN

The test devices shall be irradiated in accordance with the Test Plan. The plan shall be designed to establish qualification and lot acceptance of a specific type and to maintain awareness of (a) variation in radiation response from diffusion lot to lot and (b) of time dependence of the radiation response as reflected in the performance of a specific device type. Dose rates are as specified. The Standard Dose Rate window shall be used unless otherwise specified.

6.3 SAMPLE SELECTION

Unless otherwise specified in the Test Plan, a sufficient number of die to provide a minimum of 11 test samples shall be selected at random from the part of the diffusion lot intended to form the basis of the qualification or procurement lot at any stage during Production Control per Chart F2 of the Generic Specification. One sample shall be designated an "unirradiated control". Each wafer shall contribute at least 1 test sample to the irradiated group. All sample devices shall have met all of the requirements of the applicable ESCC Generic and/or Detail Specifications up to the point of the selection and be individually identifiable for the purpose of pre- and post-irradiation identification and comparison. Where evaluation testing has shown significant wafer to wafer variability then wafer by wafer acceptance may be required and the appropriate sampling plan shall be specified, based on the results of evaluation testing.

The devices shall then be submitted to radiation tests in accordance with the test sequence specified in the Radiation Exposure and Test Sequence (Para. 6.5).

6.4 SAMPLE SERIALISATION

Immediately after selection, each individual sample device shall be serialised to facilitate pre- and post-irradiation data identification and comparison. The system of marking shall be such as to ensure that the samples are clearly identified as to:

(a) Date-code of the sample.
(b) Their individual serial number.

6.5 RADIATION EXPOSURE AND TEST SEQUENCE

The sequence of steps for the radiation exposure and test sequence for qualification and lot acceptance testing shall be as below. The flow chart for qualification and lot acceptance testing is given in Figure 2.

(a) Serialisation of all devices.
(b) Initial room temperature electrical characterisation of all devices with special emphasis to parameters monitored during/after irradiation. All monitored parameters shall be recorded in the irradiation test report.
(c) Set-up of radiation source and bias of devices for irradiation as specified.
(d) Irradiation of devices to the exposure level specified.
(e) Post-radiation characterisation tests on exposed devices and control device.
(f) If multiple exposures are required, repetition of steps (c), (d) and (e) until the specified Acceptance Dose Value specified in the Test Plan is reached. A maximum of 2 hours between consecutive irradiation exposures is allowed.
(g) 24 hour, 25˚C anneal under bias.
(h) Accelerated ageing under bias. Devices shall be baked at 100˚C, or less if specified, under bias for 168 hours. Alternative conditions are allowed if these conditions have been demonstrated to cause equal or greater rebound effects (e.g. degradation in speed, timing and output drive).
(i) Final room temperature electrical characterisation.

In case evaluation testing clearly has demonstrated that the device under test does not exhibit PIE, then step (h) may be excluded with justification given in the test plan.

6.6 ELECTRICAL MEASUREMENTS

The parameters to be measured, their degree of allowable degradation and the test conditions shall be as stated below. In the event that the degradation exceeds the allowable limits at any measurement point, other than initial measurement, the lot shall be rejected. If any part exceeds any allowable limit at the initial measurement, that part shall be rejected and replaced by an acceptable part for the sample selection for radiation test.

(a) Initial electrical measurements shall be performed in accordance with "Room Temperature Electrical Measurements" of the Detail Specification.
(b) Electrical measurements at intermediate points and/or at the end of exposure shall be performed in accordance with "Electrical Measurements for Total Dose Radiation Testing" of the Detail Specification.
(c) Final electrical measurements shall be performed in accordance with "Electrical Measurements for Total Dose Radiation Testing" of the Detail Specification.

6.7 REPORTING

Electrical test results and other observations from qualification and lot testing shall be collected in a test report. Recommendations derived from the qualification testing shall be given for procurement lot acceptance testing. Recommendations shall be entered in "Electrical Measurements for Total Dose Radiation Testing" of the Detail Specification. In the event of significant findings during lot acceptance testing recommendations shall be made for the modification of future lot acceptance tests

6.8 CONFIGURATION CONTROL

Radiation testing can in principle be associated with the qualification/procurement of high reliability devices in the following cases:

(a) Radiation lot acceptance testing on devices that are not intrinsically radiation tolerant/resistant.
(b) Radiation qualification testing on radiation tolerant/resistant devices.
(c) Radiation lot acceptance testing on radiation tolerant/resistant devices.

Since radiation testing for case (a) generally is performed by the user after delivery from the manufacturer, there is no mandatory requirement on the user or manufacturer to keep the Radiation Test Plan/Report under configuration control. However, it is strongly recommended that the procedures regarding Test Plan/Report as described herein are followed.

For case (b) and (c), however, it is mandatory to keep the Test Plan/Test Report under configuration control, since rad hard devices essentially mean that the manufacturer guarantees a certain radiation level. It is the manufacturer, perhaps via a subcontractor, that performs the radiation testing. It is therefore the responsibility of the manufacturer to prepare, issue and store the Test Plan and the Test Report and keep the documents under configuration control according to the ESCC requirements.

7. DOCUMENTATION

For each irradiation test to be performed, 2 sets of documents are required:

(a) A Test Plan (prior to irradiation testing) defining the detailed requirements of the irradiation test programmes for the specific components to be tested.
(b) A Test Report giving the actual test conditions and test results.

The Test Plan and Test Report shall be presented in accordance with the respective format and completion notes provided in the ESCC forms section of ESCIES.

8. FIGURES

8.1 FIGURE 1 - FLOW CHART FOR EVALUATION TESTING



8.2 FIGURE 2 - FLOW CHART FOR QUALIFICATION AND LOT ACCEPTANCE TESTING