8th esa round table on micro and nano technologies – 2012, Oct 15-18 Noordwijk



D. Vogel, J. Auersperg, J.-P. Sommer S. Rzepka, B. Michel







S. Rzepka, B. Michel





Taking Advantage of Virtual Prototyping







Example of Design Optimization for Reliability Needs

-Low Loss Beam-Forming Networks for Satellite Broad-Band Communication -





Solder Interconnection between Honeycombs and Base Plate



- Solder interconnects between LTCC honeycomb and base plate (dark blue areas)
- Challange: Manage the CTE mismatch reliably

D. Vogel, J. Auersperg, J.-P. Sommer







Slight Simplifications Allow 1/12 FE Model



. Michel, S. Rzepka





D. Vogel, J. Auersperg, J.-P. Sommer S. Rzepka, B. Michel







D. Vogel, J. Auersperg, J.-P. Sommer S. Rzepka, B. Michel







D. Vogel, J. Auersperg, J.-P. Sommer S. Rzepka, B. Michel







D. Vogel, J. Auersperg, J.-P. Sommer S. Rzepka, B. Michel







D. Vogel, J. Auersperg, J.-P. Sommer S. Rzepka, B. Michel





Stress Analysis (Mises): Base Plate Top Metallisation



(Deformation 20 x)



Micro Materials Center Chemnitz Heads: Prof. B. Michel, S. Rzepka



D. Vogel, J. Auersperg, J.-P. Sommer

S. Rzepka, B. Michel

Investigate the Effect of Underfilling









Advanced Approaches of Finite Element Analyses

- Failure avoidance in semiconductor BEoL stacks -





Geometry



3D BEoL Stack FEA – Simulation of the Cracking/Delamination Behavior







Bi-material interface fracture mechanics approach

Solder Fatigue, Bulk Fracture, Interface Fracture – RSM/DoE













Robustness and Design for Six Sigma



D. Vogel, J. Auersperg, J.-P. Sommer

S. Rzepka, B. Michel





Local Mechanical Stresses – Initiator of Failure

- residual stress due to processing
- stress caused by operation of devices
- environmental stresses
- Advanced stress measurement techniques with extreme spatial resolution -





Local stress measurement concept – stress relief by FIB milling (fibDAC)







Local stress measurement concept – stress relief by FIB milling (fibDAC)



Extreme lateral resolution by fibDAC stress measurement

Research goals

- Analysis of stress development in Cu / low-K BEoL systems
- currently PECVD SiO2 and SICOH as low-K materials
- stress in dependence on technological processes
- stress development over time (after CMP, tempering, Si₃N₄ barrier deposition)
- stress dependence of line / spacer gap



Si (bulk)



Micro Materials Center Chemnitz Heads: Prof. B. Michel, S. Rzepka

400

200



1000

880

600 posx

D. Vogel, J. Auersperg, J.-P. Sommer

S. Rzepka, B. Michel

fibDAC stress relief – example of multilayer measurement



D. Vogel, J. Auersperg, J.-P. Sommer

S. Rzepka, B. Michel





TSV and BEoL-structure for 3D-IC-integration

Basic problems with microRaman stress measurements on TSVs:

 accuracy limit due to mutual Raman shift compensation caused by different stress tensor components



Stress

in Si

Cu via

measuremen

 $2 \mu m$

Main obstacles of 3D integration are reliability concerns related to built-in stresses. Currently insufficiently understood and noncontrolled issues are

- mobility changes of charge carriers due to stress
- stress driven delaminations and Si bulk cracks
- respective implementations into IC design rules



Examination of residual stresses caused by Cu-TSV

caused by CU-15V manufacturing (microRaman measurement for validating finite element modeling)

D. Vogel, J. Auersperg, J.-P. Sommer

S. Rzepka, B. Michel





fibDAC measurements on Cu TSV's



fibDAC measurements in Cu TSV's – stress extraction far from trench rim

Fitting of experimental and 2D simulation data

- obtained stress value: -127 MPa (compressive stress)
- 3D FEA model lead to values: -66 ... -351 MPa (in dependence on material model and stress-free temperature)



Stress levels computed by 3D FEA (elastic, elastic-plastic with kinematic strain hardening):

425_RT_elast:	-351
425_RT_el-pl:	-158
RT_425_RT_el-pl:	-66

Conclusions

- Finite Element Analysis (FEA) a powerful tool to accelerate and ease MNT device development
- Advanced FEA techniques to set up failure avoidance strategies
- FEA & failure modeling allows integration of reliability goals into device development
- New local stress measurement techniques give access to patterned multilayer systems on semiconductor and MEMS devices

Thank you for your attention !