

# ESTEC: European Space Components Conference (ESCCON)

# BCD and discrete technologies for power management ICs development


Antonio Imbruglia IMS R&D / Power & ICs Rad-Hard IMS Space Coordinator



# **STMicroelectronics**

### **A Global Semiconductor Company**

oducts




3/19/2013

#### ST Aerospace - 2012 Key Figures 20.2% **Europe** 55.5% **North America** ( SAAB <u> Г ИРЗ</u> RUAG COM DEV EADS AVNET Aerospac NEC/ TOS HIBA 7777 📩 三菱 スレシジョン株式会社 RESHETNEV Orbital MITSUBISHI PRECISION CO., LTD. COMPANT **ThalesAlenia** MOM A Rockwell ALTER (B) CORPORATION TELEDYNE HUGHES Honeywell BOEING NORTHROP GRUMMAN Raytheon डसरो isro esa BNSC इसरो डिल्व cnes **Space Components Sales – Breakdown by regions (%)**

life.augmented


Thibault Brunet – Aerospace & High Reliability Products

# ST portfolio for Aerospace




Legend:		
ESCC	300 krad	Hirel
<b>DLA</b>	50/100 krad <b>Г _</b>	Development










BCD




# TECHNOLOGY OVERVIEW












TR&D SMART POWER DEVELOPMENT GROUP

S. Bertaiola




# **BCD Smart Power Introduction**



# **BCD Smart Power**

#### A concept invented by ST in the mid-80s [1][2][3] widely used today in the industry




[1] Single Chip Carries Three technologies, Electronics Week, December 10, 1984

[2] C. Cini, C. Contiero, C. Diazzi, P. Galbiati, D. Rossi, "A New Bipolar, CMOS, DMOS Mixed Technology for Intelligent Power Applications", ESSDERC '85 Proceedings, Aachen (Germany), September 1985

[3] A. Andreini, C. Contiero, P. Galbiati, "A New Integrated Silicon Gate Technology Combining Bipolar Linear, CMOS Logic and DMOS Power Parts", IEEE Transactions on Electron Devices, Vol. ED-33 No.12, December 1986




## **BCD in Electronic System Partitioning**






### 30 years ST BCD Roadmap (from 1984 to 2014)








# Smart Power Technology Roadmap



# Smart Power Technology Segments



	Smart Power Technology Roadmap
	Ready for mass         2013         2014         2015         2016         2017           Ready for prototyping         Q1         Q2         Q3         Q4         Q1         Q2         Q3         Q4<
Off-Line BCD	BCD6s Offline - 0.32μm     I* perimeter       3.3V / 5V CMOS - 25V/800V       BCD6s HV Transformer - 0.32μm       3.3V CMOS - Galvanic Isolation 5KV
sol BCD	SOI-BCD6s - 0.32µm         Mass Production           3.3V CMOS - 20V/50V/100V/190V         Mass Production           SOI-BCD8s - 0.16µm         Image: CMOS - 70V/100V/140V/200V
Advanced BCD	BCD6s - 0.32µm       Mass Production       Image: Constraint of the second seco
	1.8V CMOS - 8V/40V/65V         BCD9sL - 0.11µm - Full Cu BE         3.3V CMOS - 40V/65V/100V         BCD10 - 90nm         8V to 65V         HVG8 - 0.18µm         1.8V/22V/32V CMOS
High Voltage CMOS	HVG8A – 0.18μm     Mass Production       16V CMOS



# BCD6s



# BCD6s Overview 14


### BCD6s is a 0.32µm Technology Platform dedicated to Smart Power applications with the following main features:

- Baseline 3.3V CMOS
- Power devices from 5V to 100V
- Dual gate oxide process: 3.3V CMOS, 5V CMOS & Power Devices
- 4 Metal Levels with Thick Power metal
- Available memory: OTP, FTP (EEPROM), RAM/ROM

### **Application examples:**


- Hard Disk Drivers Power Combo
- Motor Drivers
- Printer
- DC-DC converter
- Power Management
- Automotive







## BCD6s Evolution 16




Higher digital density / Optimization of power stage



Higher Voltage capability / Specialty applications

### STMicroelectronics: ESTEC Contract 22049-09-NL-AT Integrated Current Limiter

#### MAIN FEATURES



**4** Floating Ground Compatibility (20V Zener Diode Chain embedded)

#### **PROCESS: BCD6s – 70V option**



### ESTEC Contract 22049-09-NL-AT Integrated Current Limiter Project Coordinator: S.Pappalardo

#### MAIN APPLICATION:

Main Bus Protection from excessive current demands in Space Application

**4** ESA Aerospace Science missions with V<sub>MB</sub> = 28V;


LEO & GEO missions with V<sub>MB</sub> = 22V up to 40V; TELECOM with V<sub>MB</sub> up to 50V (even if for this application at present a fuse approach is preferred respect to a current limiter one)

#### **WORKING PLAN & TIMELINE**

Phase/Task	Title	Contractor	Timing	Completion
Phase I	Product Definition and Preliminary Design		T1-T11	100%
Task 1	Technology and Market Study	ST		
Task 2	Technology Feasibility Assessment and Preliminary Design	ST		
Phase II	ICL Design Completion, Samples Production and Test		T12-T20	100%
Task 3	Detailed Design Completion	ST		
Task 4	IC Development Sample Manufacturing & Test	ST		



**IPC - Photovoltaic Development Line** 



# SOI-BCD6s



# BCD on SOI History

#### • BCDSOI200:

- 1 um minimum lithography
- Up to 200 V operating voltage
- SOI-BCD6s:
  - 0.32 um minimum lithography
  - Up to 190 V operating voltage
- SOI-BCD8s:
  - 0.16 um minimum lithography
  - Up to 200V operating voltage
  - Development started within ENIAC SmartPM funded project
  - Now is part of BCD technology roadmap



# SOI-BCD6s Overview 21

### SOI-BCD6s is a 0.32µm Technology Platform dedicated to High Voltage applications on SOI substrates with the following main features:

- Baseline 3.3V CMOS
- Power devices 5V-40V n/p LDMOS
- High Voltage Module including 50V/100V/190V N-ch and P-ch MOS
- Dielectric Isolation on SOI
- 3 or 4 Metal Levels with last Thick Power metal
- Available memory: OTP, FTP (EEPROM)

### Application examples:

- Display drivers: Plasma and OLED drivers
- Consumer and Automotive Audio Amplifier
- Automotive Sensor Interface ICs
- 3D Ultrasound (ecography)



# SOI-BCD Highlights 22


#### **SOI Isolation versus Junction Isolation**

#### **Advantages**

- Parasitic bipolars elimination
- Reduced isolation distance
- Below Ground capability
- EMI robustness


#### **Drawbacks**


- Higher cost of substrate
- Parasitic capacitance
- Thermal effect



Example of CMOS devices fully isolated pocket

### SOI BCD is convenient or even mandatory in case of:







## BCD6s - Preliminary Radiation Campaign




- GOAL: preliminary radiation hardness evaluation of BCD6s main elementary component
- ACTIVITY: analysis of the RH performance of the main parameters and of the relative characteristic curves of main BCD6s elementary component
- BCD6s RADIATED ELEMENTARY COMPONENTS: 5V NPN, 3.3V NMOS, 3.3V PMOS, 100V Drain Ext. PMOS, 30V Drift PMOS, 20V NLDMOS, 30V NLDMOS, 45V NLDMOS, 70V NLDMOS, 90V NLDMOS, 100V NLDMOS (for all DMOS both min and power structures)

#### **RADIATION CAMPAIGN SETTING**

- Irradiation Plant: Pagure, CEA-Saclay (Paris)
- Irradiation Contractor: HIREX France, ALTER-ITALY
- Irradiation Source : Co<sup>60</sup> gamma ray
- Irradiation Type :
- Irradiation Dose Rates:
- Irradiation Dose Steps:

Total lonizing Dose (TID) 30rads/sec 0rad, 25Krads, 50Krads, 75Krads, and 100Krads

Annealing Step Condition: 24hours @room temperature + 168 hours @ 100°C



**F.Toscano** 

#### **STMicroelectronics**


## BCD technology overview




TID RESULTS	
✓ 5V NPN:	Hfe degradation decreasing very slowly with the increase of the dose accumulate. Probable progressive saturation of the interface state creation on the base region, also if the accumulate dose
✓ CMOS (3.3V Nch & Pch):	Negligible threshold voltage shifts and no leakage current until up to TID=100Krad for 3.3V
✓ NLDMOS	<ul> <li>→ 30V signal structures are OK (only weak rebound after ageing)</li> <li>→ signal structures ≥ 40V &amp; all power Structure highlights in addition:</li> <li>Leakage current due to overlap of the metal heating and of the radiation effect (It disappears after the annealing steps).</li> </ul>
✓ Pdrift MOS 30V	→ regular behaviors for both Signal & Power Structures
✓ PMOS Drain Extension 100	$V \rightarrow$ negligible variation of the V <sub>ev</sub> : progressive increment of R <sub>ec</sub> respect its value at 0rad:

TID test have been performed with positive results also on a standard commercial product in BCD6s: PM8834 Dual low side MOSFET driver

Gamma ray Co60 radiation test, TID=100Krad, Dose rate 10rad/sec



### ESTEC Contract 4200022783/10/NL/CP Low-side MOSFET Driver Project Coordinator: T.Signorelli



**TECHNOLOGY:** 

ST in-house Multipower BCD fully operative up to 20V AMR with bipolar, CMOS & DMOS components available

#### **FEATURES**

- Dual independent low-side MOSFET driver with 4A sink/source capability
- Wide input supply voltage range: 5 V to 18 V
- **4** Driver output parallel ability to support higher driving capability
- Matched propagation delays
- **4** CMOS/TTL compatible input levels
- **Embedded driver anti-shoot-through protection**
- Low bias switching current
- Short propagation delays
- Wide operative temperature range: -40°C to 105°C → (-55°C to 125°C AMR)
- **4** Hermetic ceramic package qualified for space applications
- **Two independent ground path (signal and power)**



### ESTEC Contract 4200022783/10/NL/CP Low Side MOSFET Driver Project Coordinator: T.Signorelli

#### MAIN APPLICATION:

spacecraft systems

DC-DC and DC-AC conversion and distribution where low power dissipation is required

#### **WORKING PLAN & TIMELINE**


Phase	Title	Contr actor	Timing	Comp letion
Phase 1	Feasibility Study, choice of in-house technology, definition of preliminary specification	ST	T1- T13	100%
	TASK 1100:Analysis of Current OfferTASK 1200:Characterization of Commercial TechnologiesTASK 1300:Feasibility Study and Definition of the Target Device Datasheet			
Phase 2	Technology Radiation Hardening, Design & Prototype Development and Manufacturing of Low Side MOSFET Driver, Full Characterization over the Mil-Temperature Range & Radiation Characterization		Т8- Т22	100%
	TASK 2100:Development PlanTASK 2200:Manufacturing and CharacterizationTASK 1300:Feasibility Study and Definition of the Target Device Datasheet			
Phase 3	Production, Internal Qualification and ESCC Evaluation & Qualification Plan of RH Low Side MOSFET Driver	ST	T19- T36	30%
	TASK 3100:Manufacturing and Characterization & Internal QualificationTASK 3200:Radiation TestingTASK 3300:ESCC EvaluationTASK 3400:Eurocomp Newsletter and Commercial EvaluationTASK 3300:ESCC Qualification Plan			27


STMicroelectronics: Rad-Hard enabling technologies for Power Management and Distribution for Aerospace

- Used in Automotive :
  - High Volume -High Quality Over 10 years availability
- Best in Class Electrical Feature for Power
- Rad robustness demonstrated with several Radiation Trials
- SEE : Dedicated Library under design
- ST Will widely use this Technology for Rad-Hard Power ICs
  - To be Qualified soon : Integrated Current Limiter Low Side Driver



# SiC commercial PowerMOSFET





# Commercial samples by 2013

Main target BVDss > 1200V Id = 15A



IMS R&D / Power & ICs M.Saggio

ESCCON 2013

29

