Radiation Pre-Evaluation of FPGA ESTEC Contract No. 11407/95/NL/MV, CCN-3, COO-2

- SEL Testing of QuickLogic, Lattice and Lucent Technologies Devices
- TID Results on Actel RT54SX16
- SEE Results on Xilinx Virtex
- SET Results on LT1009 (Stanley)



Latch-up screening FPGA Manufacturers

• LUCENT

- SRAM-based
- ORCA Series 2 family
- OR2C06A
- 16k System Gates
- TQFP-144
- $-V_{CC} = 5.0V$

- LATTICE
 - PROM-based
 - ispLSI SuperWIDE family
 - IspLSI5384VA
 - 18k System Gates
 - PQ-208

$$-V_{\rm CC} = 3.3V$$

• QUICKLOGIC

- Antifuse
- QuickRAM ESP family
- QL4090
- 90k System Gates
- CQFP-208
- $-V_{\rm CC} = 3.3V$



Latch-up Results

All three Manufactures showed Latch-up



	LET _{TH} MeV/mg/ cm ²	$\frac{SEL}{cm^2} \sigma_{SAT}$
QuickLogic QL4090	14,1	~3.10-4
Lucent OR2C06A	14,1	~2.10-3
Lattice IspLSI5384VA	48	~2·10 ⁻³



Xilinx QPRO Virtex

- Radiation Hardened
- 0,22 µm 5-layer epitaxial process
- Total Ionizing Dose ~100 kRad
- Latch-up immune
- 300k / 600k / 1M System Gates
- SRAM-based in-system configuration



Test object - XQVR300

- 300k System Gates
- 6,912 Logic Cells
- 316 maximum available I/O



SEE test on Xilinx Devices

- Dynamic SEE tests
- Two designs
 - Non Redundant
 - One Chip Triple Module Redundant solution by Xilinx
- Scrubbing of device with configuration data



Single Event Upsets in Configuration Cells



• Reconfiguration in Operation



Test System



- Scrub DUT with configuration data
- Function Test of DUT by Virtual Golden Chip
- Error Data Analyzed in PC





Triple Module Redundant (TMR) DUT Design

- Same design, triple redundant
- Tripled In- and Outputs
- 98% usage of Register cells



Detected Error Types	
Dynamic	"FF"
	 SEU in Flip-Flop Registers
	"DataSwap"
	- SEU in two Register cells adjacent to each other in the shift register
Corrected	"Routing"
by	– SEU in Configuration Cell causing functional interrupt one Shift Register
scrubbing	"SelfTest"
	– SEU in Configuration Cell causing functional interrupt theSelf-Test Module
Require	"Persistent"
Reset	 Local interrupt of functionality.
of	"SEFI type"
Device	 SEU in Control Register of Device, interrupt functionality of whole device



Non Redundant Functionality



Saab Ericsson Space





Summary

- TMR and scrubbing possible solution for SRAM-based FPGA
- GEO-orbit: 4·10⁻⁵ Major Fails / day

- 1/3 usage of Available Gates and I/Os
- Restricted usage of Resources in Virtex



Impact of Test Conditions on TID Results for Commercial FPGA

Fredrik Sturesson, Stanley Mattsson, Mikael Wiktorson Saab Ericsson Space

> Reno Harboe Sørensen ESA/ESTEC





Results for ⁶⁰Co Tests

Source:

- ⁶⁰Co TID Conditions:

- All 5

Parameter:

- Standby Current
- Case Temperature



Results for Proton Total Dose

Source:

- Proton, 100 MeV **TID Conditions:**

All 3 in Room Temperature
Standby Current
Case Temperature

Parameter:

- Case Temperature



Similar behavior as for Cobolt-60

