

The feasibility of Irradiating Devices Through the Backside

Frédéric Sellaye, Jacques Henri Collet, Member, IEEE

Laboratoire d'Analyse et d'Architecture des Systèmes du CNRS
7 av. du colonel Roche, 31077 Toulouse FRANCE


Jean François Pascal, François Xavier Guerre

Hirex Engineering, 117 rue de la Providence
31500 Toulouse FRANCE

Contents

- Picosecond irradiation facilities
- Direct front irradiation at 830 nm:
 - 1- μ m step Mapping of SEU's in a dual ported memory.
 - Comparison with the chip layout and identification of sensitive nodes
- Back irradiation at 1064 nm:
 - Modification of the microscope-camera setup
 - IR imaging through the substrate**
 - Substrate etching**

Facilities for picosecond irradiation of Silicon




main features:

- Adjustable excitation wavelength
- Picosecond pulses at 10 Hz
- Spot size slightly less than 1 μm
- Automatic scanning and recording

Technology evolution and screening of the active zones by the metallic layers


Front Excitation

2 metal layers




Front Excitation

4 metal layers



Back Excitation

Back Irradiation through the substrate for flipped-chip packaging





Constraints:

- 1) Substrate etching versus operation wavelength
- 2) Back-surface polishing
- 3) IR imaging through the surface


SRAM substrate polishing

Device: SAMSUNG SDRAM
64 Mb KM41654030 CT G8




RAM holder and microscope setup

polished
flip-chip
SDRAM



Demonstration of Back Irradiation



Test Conditions:

Device: SAMSUNG SDRAM
64 Mb KM41654030 CT G8

SEU Record: 1 bit chosen in the first byte in 256 kb of a 16-Mb bank.

Pratically (1/500) of one bank

Conclusion

- 1) We have unambiguously demonstrated that SEU's can be generated with back irradiation at $1.064 \mu\text{m}$ through the substrate
- 2) These results are preliminary.