### The feasibility of Irradiating Devices Through the Backside

Frédéric Sellaye, <u>Jacques Henri Collet</u>, Member, IEEE Laboratoire d'Analyse et d'Architecture des Systèmes du CNRS 7 av. du colonel Roche, 31077 Toulouse FRANCE

#### Jean François Pascal, François Xavier Guerre

Hirex Engineering, 117 rue de la Providence 31500 Toulouse FRANCE

AAG\_CNIDG 7 av du calanal Dacha Taulauca 21000

## Contents

- Picosecond irradiation facilities
- Direct front irradiation at 830 nm:
  1-µm step Mapping of SEU's in a dual ported memory.
  Comparison with the chip layout and identification of sensitive nodes
- Back irradiation at 1064 nm:

Modification of the microscope-camera setup IR imaging through the substrate Substrate etching

### Facilities for picosecond irradiation of Silicon



#### main features:

- Adjustable excitation wavelength
- Picosecond pulses at 10 Hz
- Spot size slightly less than 1  $\mu$ m
- Automatic scanning and recording

### Technology evolution and screening of the active zones by the metallic layers



# Back Irradiation through the substrate for flipped-chip packaging



### Constraints:

 Substrate etching versus operation wavelength
 Back-surface polishing
 IR imaging through the surface

# SRAM substrate polishing

### Device: SAMSUNG SDRAM 64 Mb KM41654030 CT G8





## RAM holder and microscope setup



polished flip-chip SDRAM

### **Demonstration of Back Irradiation**



Test Conditions: Device: SAMSUNG SDRAM 64 Mb KM41654030 CT G8

# SEU Record: 1 bit chosen in the first byte in 256 kb of a 16-Mb bank.

Pratically (1/500) of one bank



1) We have unambigously demonstrated that SEU's can be generated with back irradiation at 1.064  $\mu$ m through the substrate

2) These results are preliminary.