

Stacking of known good rebuilt wafers for high speed memory and Systems in package



■ Jérôme NOIRAY
■ May 22nd 2014
■ Buc, France



- **Introduction**
- **Wire free Die on Die technology**
- **High performance memory stacking**
- **Embedded programmable Module**
- **Conclusions and outlook**

- **Introduction**
- Wire free Die on Die technology
- High performance memory stacking
- Embedded programmable Module
- Conclusions and outlook



- French Company founded in 1995
- Privately owned (HEICO, HEI on NYSE)
- Locations: Buc, France
McKinney, TX, USA
Fremont, CA, USA
- People: 128 employees (+14 % in 12 months)
- Developer of advanced high density 3D package and die stacking technology
- Designer of Space Radiation Hardened electronics
- Manufacturer of 3D standard products and System in Package for high reliability and high performance product applications
- ISO-9001:2008 certified
- NASA, JPL, ESA, CNES qualified manufacturing line for Space Applications
- Largest Space Qualified MCM Manufacturer located in Europe (ITAR FREE)
- Flight proven with more than 70.000 modules in space beginning of 2013
- Supplier of Major Aerospace Prime Contractors worldwide



Headquarters
BUC, France




Marketing & Sales USA
MC Kinney, TX, USA




Tech. Center USA
Fremont, CA, USA

- 3D-Plus is leader in space/defense 3D stacking



- 3D-Plus is leader in space/defense 3D stacking






- Flow 1 and flow 2 are fully qualified for space applications
- A disruptive technology is a must for long term challenges
- First introduction in markets such as
 - Medical applications
 - Industrial applications
- Availability in the near future for space applications


- Introduction
- **Wire free Die on Die technology**
- High performance memory stacking
- Embedded programmable Module
- Conclusions and outlook



WDoD technology: Flow 3

- 3D stacking patented by 3D PLUS
- e-WLB/RCP based 2D technology
- Polymer Stacking
- Layer thicknesses down to 200 μm thick
- Multi chips per level
- Mixed with PCBA when components not available at die level
- Materials can be selected according to product specifications (low alpha emissions and RoHS materials)







Huge shrinkage allowing small form factor components



Evaluation flow



Package Level




Module Level





Medical application (SORIN GROUP)


Implanted leadless pacemaker




16x shrinkage



- $2.3 \times 5.2 \times 7.3 \text{ mm}^3$
- Volume is less than 1 cm^3



a)



b)

- Bus metal laser pitch is $250 \mu\text{m}$
- ASICs and silicon based capacitors
- SMD components

- Introduction
- Wire free Die on Die technology
- **High performance memory stacking**
- Embedded programmable Module
- Conclusions and outlook




High performance memory


- Memory units:

- Dual Die DDR3 (2Gb 8x)
- Quad Die DDR3 (4Gb 8x)


- Specifications

- Balling JEDEC compatible
- Working frequencies: 533 and 667 MHz
- Dual Die: 8.5x11x1.2 mm
- Quad Die: 8.5x11x1.6 mm
- Each level: 200 μ m thick
- Average pitch at the edge: 250 μ m
- Lead free






QD schematic




Side view of the bus metal




Internal RDL based level

Internal
copper traces




QD cross section

- Introduction
- Wire free Die on Die technology
- High performance memory stacking
- **Embedded programmable Module**
- Conclusions and outlook



FUSIO-II module




Same footprint as a single
SPARTAN 6 CSG484







System block diagram




- 8 layers PCB
- μ vias
- 100 μ m pitch traces
- 30 μ m wide trace



PCB based levels




RDL based levels



Eye diagram



Very good electrical performance



CSAM analysis




No issue after first reliability screening

- Introduction
- Wire free Die on Die technology
- High performance memory stacking
- Embedded programmable Module
- **Conclusions and outlook**


- 3D-PLUS is offering a new 3D integration technology for commercial and industrial applications with:
 - High miniaturization
 - High electrical performance (short interconnect – low parasitic elements – embedded decoupling capacitors)
- In the near future, space application requiring high numbers of I/Os in a small form factor product could be fulfilled with this new technology

Space QD DDR



TRL 9

WDoD based QD DDR



TRL 4 → 5

Weight saving
25x

Acknowledgements

- **ESIP (ENIAC European project)**
- **E-Brains (FP7 European project)**
- **PRIIM (OSEO national project)**
- **Specific funding of the French Defence Ministry**

www.3d-plus.com

Today's Technology for Tomorrow's Electronics

| **3D PLUS**
| 408, rue Hélène Boucher
| 78530 Buc - France
| +33 1 30 83 26 50

| **3D PLUS USA Inc. – Tech Center**
| 43136-108 Christy Street
| Fremont, CA, 94538 - USA
| (510) 824 5591

| **3D PLUS USA Inc. – Sales Center**
| 6633 West Eldorado Pkwy #420
| McKinney, TX, 75070 - USA
| (214) 733 8505