

4th QCA Presentation Day

SRAM construction analysis

Wo05 Co15

Ted O'Shea / Richard FitzGerald

MTSL, DTE Group, NMRC

Lee Maltings, Prospect Row, Cork, Ireland.

P 353-21-4904159 F 353-21-4270271

E toshea@nmrc.ie W <http://www.nmrc.ie>

DTE Group specialisation....

- **Intellectual Property investigation:**

Patent infringement analysis, patent portfolio management, market analysis & prior art investigation.


- **Design & technology assessment.** *Design & process extraction for performance simulation, quality checks & competitive analysis.*

- **Electrical design evaluation & diagnostic measurements.**

- **IC & 'smart card' security assessment.**

- **Process measurements & failure analysis.**

- **Consultancy & training in measurement & analysis.**



Doping profiling



Precision Micro-probing





Mixed Signal IC Characterisation


Design & Technology Assessment



- **Extract circuit design**
- **Geometries** (Horizontal)
- **Layout issues**
- **Simulation** (verify ccty).



- **Process description**
- **Geometries** (Vertical)
- **Materials used**
- **Doping profiles**



- **Specification checks**
- **Non specified data**
- **Application specific**

Main techniques used:


Microprobing, delayering, imaging, cross-sectioning, SEM, TEM, EDX, SRP, EM, SIMS, Electrical Characterisation,

... January 30, 2001

Scope of work

- Extraction of SRAM memory cell process technology and sizes for radiation study
- Nine 1Mbit SRAMs from 3 manufacturers
- Mitsubishi (x3)
- Cypress (x2)
- Samsung (x4)

SRAM market share 1998: total US\$3.648billion




Manufacturer	Part	Feature size	Metal	Poly	Cell	Die area	Cell area
Mitsubishi	M5M5100AVP	0.6 μ m	1	3	High R	74.5mm ²	35.8 μ m ²
	M5M5100BFP	0.6 μ m	1	3	High R	39.4mm ²	25.9 μ m ²
	M5M5100CFP	0.35 μ m	2	4	TFT	26.8mm ²	12.6 μ m ²
Cypress	CYC10920VC	0.8 μ m	2	2	High R	44.3mm ²	27.2 μ m ²
	CYC10925VC	0.35 μ m	3	1	6T	20.6mm ²	12.5 μ m ²
Samsung	KM681000ALG	0.8 μ m	1	3	High R	73.6mm ²	34.9 μ m ²
	KM681000BLG	0.5 μ m	1	3	High R	53.5mm ²	22.5 μ m ²
	KM681000CLP	0.45 μ m	1	4	TFT	18.6mm ²	11.5 μ m ²
	KM681000ELT	0.3 μ m	2	3	TFT	12.0mm ²	6.14 μ m ²


Note: feature size based on minimum polysilicon linewidth

SRAM technology and size summary


Die sizes




Cell areas




Cell area vs. die size





High resistance cell



CMOS 6T cell

TFT cell


SRAM cell electrical schematic diagrams

Metal 1


Poly 3

Poly 2


Poly 1




SEM cross-section:High R: Mitsubishi M5M51008AVP




SEM delayed cell: High R: Samsung KM68100ALG




SEM delayed cell: High R: Samsung KM68100ALG




SEM cross-section:6T cell: Cypress CYC109-25VC




SEM layered cell: 6T : Cypress CYC109-25VC



SEM delayed cell: 6T : Cypress CYC109-25VC




SEM cross-section: TFT cell: Samsung KM681000CLP-7L




SEM delayed cell: TFT: Samsung KM68100CLP

Poly 4: TFT active


Poly 3: TFT gate




SEM delayered cell: TFT: Samsung KM68100CLP



Stained bevel: High R : Cypress CYC109-20VC




Stained bevel: 6T : Cypress CYC109-25VC



Stained bevel: High R : Samsung KM681000BLGI

1: EMAP - BR 2: EMAP - BR 3: EMAP - BR



Janu:

23