




Enabling SPACE applications in advanced CMOS nodes: Challenges and Opportunities



STMicroelectronics, Crolles
V.Huard, *Member of Technical Staff*
March 1st-3rd, 2016

Space exploration and CMOS scaling 50+ years of common history



Vostok 1
1st spaceflight



Voskhod 2
1st spacewalk



Apollo 11
1st moonwalk



Pioneer 11
Saturn's flyby



MIR
1st space station




Hubble




Voyager 2
Neptun's flyby



Sojourner
1st Mars rover



ISS
Largest space station



Hayabusa
1st asteroid sampling



Rosetta
1st comet landing

1960

IBM 1620

1

1970

Intel 4004

2.300

Music Hall capacity

1980

Intel 286

134.000

Large stadium capacity

1990

Power Mac G4

32 Million

Population of Tokyo

2000


Core i7 Extreme Edition


1.3 Billion

Population of China


2016

transistors





SCOC3- 15W



NGMP LEON4




AT697- 40W




ERC32- 90W

On-board processors
performance scaling trend



Long missions in varying & harsh environments





- Scaling and Reliability Challenges
 - Electromigration
 - BTI degradation
 - HCI degradation
 - TID degradation
- Device Reliability Modelling
 - Physic-of-Failure (PoF) approach supported by ST-specific C code
 - Industrial, automated extraction flow
 - Generic simulations outputs
- Digital Hardening Flow
 - Design For Reliability flow for digital IPs
 - Predictive EMG checker
 - Predictive TID modeling
- Analog Hardening Modelling
 - Design For Reliability flow for analog IPs
 - Reliability-enabled design framework
 - Automated flow for hardening
- Conclusions and Perspectives

- Scaling and Reliability Challenges
 - Electromigration
 - BTI degradation
 - HCI degradation
 - TID degradation
- Device Reliability Modelling
 - Physic-of-Failure (PoF) supported by ST-specific C code
 - Industrial, automated extraction flow
 - Generic simulations outputs
- Digital Hardening Flow
 - Design For Reliability flow for digital IPs
 - Predictive EMG checker
 - Predictive TID modeling
- Analog Hardening Modelling
 - Design For Reliability flow for analog IPs
 - Reliability-enabled design framework
 - Automated flow for hardening
- Conclusions and Perspectives

Scaling and Reliability challenges

Degradation Mechanisms



7




EMG and Interconnect scaling

8


Interconnect scaling



Increased current density



Decreased EMG lifetime






Source : ITRS, 2001/2013.

Source : T. Oates et al., IRPS , 2012

Scaling and Reliability challenges

Degradation Mechanisms

9




Device Reliability


BTI Degradation

10


- BTI mean degradation
 - Universal behavior
- Scaling model for mean degradation




Oxide Field




Time



Temperature



Lifetime



Source : Mahapatra et al., IRPS, 2014



Source : Ramey et al., IRPS, 2015

- BTI recovery modelling is a must-have feature


pMOS NBTI

HK/MG techno
Stress/Recovery modeling


Voltage dependence




Temperature dependence




- BTI degradation is modulated by activity duty cycle
- PRBS technique:
 - Fast measurement (1 μ s)
 - Random bit sequence



Bit sequence independence




Duty cycle dependence




BTI-induced mismatch

12

- BTI induces additional variability
- Scaling model for BTI-induced mismatch




BTI-induced mismatch



Source : Angot et al., *IEDM*, 2013
 Source : Huard et al., *IRPS*, 2015


Defect Centric model



Scaling model

Average impact/defect

$$ETA = \frac{\sigma_{\Delta V_T}^2}{2\Delta V_T} = \frac{q}{2 \cdot \epsilon \cdot \epsilon_0} \cdot \frac{EOT}{WL}$$




Device Reliability


HCI Degradation

13


- HCI mean degradation
 - Predictable behavior
- Scaling model for mean degradation




Voltage



Time




Lifetime




HCI-induced mismatch

14


- HCI induces additional variability
- Scaling model similar to BTI degradation
 - Amplitude depends on energy mode



Energy mode dependence



Comparison to BTI




BTI/HCI degradation coupling


15

- Foundry qualification: BTI and HCI independent mechanisms
- BTI/HCI competition for the same defect creation sites
- Additive degradation exhibits pessimistic results


Defect sites competition



PMOS







NMOS



Scaling and Reliability challenges

Degradation Mechanisms

16




Device Reliability

TID degradation

17

- FDSOI transistors more sensitive to TID than bulk one due to buried oxide layer
- Positive charge build-up in buried oxide layer may lead to:
 - Threshold voltage shift due to electrical coupling with front gate → **observed**
 - Formation of back-channel leakage path → **not observed** due to high quality interface

TID and space environment




Threshold Voltage shifts

Both nMOS and pMOS V_{th} shifts in same direction

- pMOS degradation
- nMOS improvement

Amplitude vary between nMOS and pMOS



- Scaling and Reliability Challenges
 - Electromigration
 - BTI degradation
 - HCI degradation
 - TID degradation
- Device Reliability Modelling
 - Physic-of-Failure (PoF) approach supported by ST-specific C code
 - Industrial, automated extraction flow
 - Generic simulations outputs
- Digital Hardening Flow
 - Design For Reliability flow for digital IPs
 - Predictive EMG checker
 - Predictive TID modeling
- Analog Hardening Modelling
 - Design For Reliability flow for analog IPs
 - Reliability-enabled design framework
 - Automated flow for hardening
- Conclusions and Perspectives

Device Reliability modelling

19


Defect Generation Rate:

- Physics-Of-Failure (PoF) approach
- Model all reliability modes all over the $V_{gs}/V_{ds}/V_{bs}$ space
- Stress renormalization using AGE rate function

$$\frac{\Delta P}{P} = K(AGE_i)^n \text{ where for mode } i, AGE_i = f(V_{gs}, V_{ds}, V_{bs}, T)g(L, W)$$

ST-specific compiled C code:

- compatible with major CAD vendors for Spice and FastSpice simulations through API usage
- ST-specific equations for improved accuracy



Source : Reliability subgroup in Compact Modeling Council


Framework strategy Capability	Application Programming Interface (UDRM, MOSRA, RelXpert)	Wrapper style flow (TSMC Modeling Interface) (TMI2)	External wrapper program (VerilogA module)	Built-in simulator (equation written in simulator language)	End-Of-Life Models (aged SPICE corner)
Separation ageing flow from SPICE flow	Yes	No	Yes	No	No
Integration effort	No external lib for ageing parameter and C code	Additional integration TMI2 dedicated options are written in .model	Additional scripting for files postprocessing	Additional integration steps	No
Ease at use	Yes	Yes	No additional postprocessing	Yes	Yes
Deployment in industrial flow	Yes	Yes	Limited due to additional postprocessing scripting	Yes	Yes
Equation implementation capability	Complex function capability to implement recovery contribution	Complex function capability to implement recovery contribution	Complex function capability to implement recovery contribution	Limited by CAD-vendor functions	No
Run time	Fast compiled c-code	Fast compiled c-code	Medium compiled c-code + Perl script	Slow interpreted function	Fast
Simulation capability	Very High 1M+ Xtor (SPICE-FastSPICE)	High Up to 100K Xtor (SPICE)	Low (memory limitations due to postprocessing)	High Up to 100K Xtor (SPICE)	Very High 1M+ Xtor (SPICE-FastSPICE)
Confidentiality of ageing equation	Yes compiled c-code	Yes compiled c-code	Yes compiled c-code	No Equations in netlist	No Equations in models

Extraction Flow


Reliability models Flow

20


- Robust optimization
- Automated reporting



Various stress conditions




- Selection data
- Filtering
- Plot and sweep hierarchy
- Data to plot
- Selection graph for fit




Various device parameters

(V_{th} , I_{dlin} , g_{mmax} , I_{don} and I_d (arbitrary V_{ds} , V_{gs} , V_{bs}))



Interaction between modes



ES00000000 00000000

Reliability simulations inputs and outputs

21

Inputs:

- Dedicated switches for degradation mechanisms' selection (BTI/HCI/TDDDB) for stimuli analysis
- Fully scalable model in time with widened validity range (>WLR)
- Dedicated TID switch with scalable dose model including recovery feature

Outputs:

- All informations stored in AGED_REPORT.log file:
 - Drift informations for all devices
 - TDDDB failure rate informations (also available in the terminal in prompt)
- TDDDB model implemented in addition with BTI/HCI to address:
 - Transient and static violation of V_{gs}/V_{ds} , time to breakdown determination
 - Failure rate of the circuit (FIT and ppm calculation) assuming a scaling factor

```

AGED_REPORT.log - /prj/dirst/CMOS040LP/EXTRACT/ (on gnx5342)
File Edit Search Preferences Shell Macro Windows Help

***** Report of circuit ageing *****
DEVICE "vth shift (mV)" "mobility degradation (%)"
XCKT.XM1.M1 39 0

***** Estimation of the failure rate of the rescaled netlist *****
*
* The Failures In Time (FIT) rate of a device is the number of failures that
* can be expected in one billion ( $10^9$ ) device-hours of operation, e.g. 1000
* devices for 1 million hours, or 1 million devices for 1000 hours each, or
* some other combination. Typical range of expected FIT:
* - Non-automotive products: 10 to 100 FIT
* - Automotive products: 0 to 10 FIT
* Note that FIT calculation is only induced by Time Dependent Dielectric
* Breakdown. Please compare the result with specifications required by
* Design Platform.
*
Total TDDDB induced failure rate = 0.00141573 (FIT)
Total TDDDB induced failure rate = 0.12402 (ppm)
off-state TDDDB = 0 (FIT)
on-state TDDDB = 0.00141573 (FIT)
  
```

```

Agging_validation_test_case.cir - /prj/dirst/CMOS040LP/EXTRACT/ (on gnx5342)
File Edit Search Preferences Shell Macro Windows Help

***** AGING SIMULATION NETLIST FOR DE INTEGRATION *****
1
2 include /model/options
3 include /stimuli/options
4 include /run/options
5 include /probe/options
6
7 .age tag=5
8 .tunit=y
9 .nbrun=1
10 .hci=1
11 .bti=1
12 .tddb=1
13 .log
14 .mode=save agelib=age_testcase.lib ascii
15 .tstart = 2e-9
16 .tstop = 12e-9
17 .ageall
18 .compute last=yes
19 .plot=all
20 .ageall=yes
21 .agedsim=no
22 .trelax=0
23 .circuit_report = 1024
24 .area_scaling=1.00e6
25 .path_report = "/psf/"
  
```

Defect Generation Rate

```

.age tag=5
.tunit=y
.nbrun=1
.hci=1
.bti=1
.tddb=1
.log
.mode=save agelib=age_testcase.lib ascii
.tstart = 2e-9
.tstop = 12e-9
.ageall
.compute last=yes
.plot=all
.ageall=yes
.agedsim=no
.trelax=0
.circuit_report = 1024
.area_scaling=1.00e6
.path_report = "/psf/"
  
```

Stimuli Analysis

```

.age
.tstart=2e-9
.tstop=12e-9
.nbrun=1
.tddb=1
.log
.mode=ageload agelib=age_testcase.lib ascii
.ageall
.compute last=yes
.plot=all
.ageall=yes
.agedsim=yes
.trelax=0
.tid_krad=0
.tid_recovery=0
  
```



- Scaling and Reliability Challenges
 - Electromigration
 - BTI degradation
 - HCI degradation
 - TID degradation
- Device Reliability Modelling
 - Physic-of-Failure (PoF) approach supported by ST-specific C code
 - Industrial, automated extraction flow
 - Generic simulations outputs
- Digital Hardening Flow
 - Design For Reliability flow for digital IPs
 - Predictive EMG checker
 - Predictive TID modeling
- Analog Hardening Modelling
 - Design For Reliability flow for analog IPs
 - Reliability-enabled design framework
 - Automated flow for hardening
- Conclusions and Perspectives

Digital Design Hardening

Library characterization

23

- Aged corners in library:
 - Another process corner characterized using reliability models
 - Copes with intercell degradation sensitivity and duty cycle dependence
- Good Model-to-Hardware correlation




Digital Design Hardening

Digital Design for Reliability Flow

24

- Digital design hardening flow:
 - Aging-aware selective gate replacement
 - DFR approach to optimize reliability/area/power trade-offs




Digital Design Hardening

Predictive DFR flow

25

- DFR flow enables:
 - Predictive degradation at System-level for concurrent engineering
 - Getting rid of full reliability trials on all components for System Failure Rate predictions




Digital Design Hardening

Predictive EMG checker flow


26

- EMG checker flow:
 - SOC-level CAD solutions with wide ecosystem
 - Accurate design rules to allow MHC on complex blocks



Layout view



EM violations map



Accurate MHC




ESCCON 2016 2/26/2016

EMG redundancy/robustness methods


27

EMG violations and redundancy effects





Redundancy/Robustness methods

- Redundancy current paths
 - Mitigate EMG and increase TTF



- Dynamic Halo on CT cells



Source : B. Ouattara, ITC, 2013



Source : B. Ouattara, Microelectronics Reliability, 2014

Digital Design Hardening

Predictive TID modeling impact

28

- DFR flow enables:
 - Predictive degradation at both circuit (Path Replica) and System-level for concurrent engineering
 - Getting rid of full reliability trials on all components for System Failure Rate predictions




- Scaling and Reliability Challenges
 - Electromigration
 - BTI degradation
 - HCI degradation
 - TID degradation
- Device Reliability Modelling
 - Physic-of-Failure (PoF) approach supported by ST-specific C code
 - Industrial, automated extraction flow
 - Generic simulations outputs
- Digital Hardening Flow
 - Design For Reliability flow for digital IPs
 - Predictive EMG checker
 - Predictive TID modeling
- Analog Hardening Modelling
 - Design For Reliability flow for analog IPs
 - Reliability-enabled design framework
 - Automated flow for hardening
- Conclusions and Perspectives

Industrial good design practices

Analog Design Hardening

30

- Reliability insurance:
 - Analog IPs reliability guaranteed on worst-case mission profile by good design practices




Analog Design Hardening Industrial design for reliability framework


31

- Enhanced design environment to support design good practices:
 - Reference design environment with reliability-enhanced features enabled by reliability models
 - Degraded MOS highlight
 - Device Degradation Pareto
 - Device Degradation Histogram

Device Degradation Histo



Device Degradation Pareto






Analog Design Hardening

Automated sizing for reliability hardening

32


- Enhanced design tool for automated transistors' sizing for reliability:
 - Few optimization loops needed for optimal design
 - Average 10x gain in design time



Automated sizing for reliability hardening

33

- Silicon-proven efficiency in advanced CMOS nodes to achieve:
 - More than 2x area savings compared to WLR rules
 - Similar reliability observed



- Scaling and Reliability Challenges
 - Electromigration
 - BTI degradation
 - HCI degradation
 - TID degradation
- Device Reliability Modelling
 - Physic-of-Failure (PoF) approach supported by ST-specific C code
 - Industrial, automated extraction flow
 - Generic simulations outputs
- Digital Hardening Flow
 - Design For Reliability flow for digital IPs
 - Predictive EMG checker
 - Predictive TID modeling
- Analog Hardening Modelling
 - Design For Reliability flow for analog IPs
 - Reliability-enabled design framework
 - Automated flow for hardening
- Conclusions and Perspectives

SPACE products in advanced CMOS nodes


35

- 50 years of scaling rise reliability challenges
 - New device architectures
 - Large range of interacting physical mechanisms
- Opportunities: Reliability-aware design flow
 - Known scaling rules for degradation modes
 - Production CAD ecosystem to push knowledge upwards into design flow
 - Entering Golden Age of design hardening flow
- Perspectives:
 - Lots of R&D efforts towards Resilient digital designs
 - Key enabler to cope with High-Reliability markets

Resilient digital designs

36

- European initiative towards resilient digital designs
- Dynamic Wearout Management inc. in-situ monitors and regulation



Conclusions

Acknowledgments

37

- All these works have been made possible throughout the years by:
 - Emmanuel Vincent
 - Florian Cacho
 - Xavier Federspiel
 - David Ney
 - David Roy
 - Chittoor Parthasarathy
 - Etienne Maurin
 - Lise Doyen
 - Paras Garg
 - Anuj Gupta
 - Philippe Roche
 - Ahmed Benhassain
 - Souhir Mhira
 - Cheikh Ndiaye
 - Ajith Sivadasan
 - Damien Nouguier
 - All former PhD students
- Special thanks for TID experimental results provided by:
 - Gilles Gasiot
 - Dimitri Soussan
- The underlying research and development has been supported in part by
 - DGA, DGE, CATRENE




ESCCON 2016





"High Reliability is our concern. We apply science to detect, mitigate and anticipate reliability issues"



Radiation Effects and Electrical Reliability Joint Laboratory

