



Advanced Concepts and Components for adaptive Avionics

Ph. Armbruster – Head of Data Systems Division ESTEC 03/03/2016

AVIONICS : Cost reduction as a challenge



AVIONICS include:

- Data Handling TM/TC
- Attitude and Orbit Control FDIR
- Central Software embedded SW

Additional constraint : more € for the Payload ... Less for Avionics !



ESA Presentation | Ph. Armbruster | ESTEC | 03/03/2016 | D/TEC | Slide 2



Avionics : How to reduce the cost ?



- ✓ Through generic platforms ?
 - Astrobus, Spacebus, small GEO, Alphabus, Neosat





- Thanks to a higher level of recurrence, by reusing existing designs, Building blocks and components
- Via "more standardized" Avionics
 Space
 AVionics
 Open Interfaces
 ARchitecture



✓ By making tailoring of Data Systems easier:

Advanced Concepts and Components for Adaptive Avionics

SAVOIR : Reference Architecture





SAVOIR Functional Reference Architecture Generic Specifications for OBCs, RTUs and Mass Memories



ESA Presentation | Ph. Armbruster | ESTEC | 03/03/2016 | D/TEC | Slide 5

European Space Agency

esa

SAVOIR : Standardised Interfaces, Services and Protocols





New interfaces:

- Sensor buses, I2C, SPI
- PowerLinks

Enhanced Networks:

- Time Triggered
 Ethernet
- SpaceWire-D
- SpaceFibre

Building blocks



ESA's Next Generation Microprocessor



GR740 Quad-Core LEON4FT - Prototypes available in 2016 www.gaisler.com/GR740 ESA's Next Generation FPGA



Courtesy: NanoXplore

In cooperation with CNES

ESA UNCLASSIFIED - FOR OMICIALUSE

History of ESA Microprocessor Developments

esa

MA 31750 (Dynex Semiconductor)

- MIL-STD-1750A architecture
- GEC-Plessey 1.5 µm

SPARC V7 ERC32 3-chipset

- IU, FPU, MEC: "TSC691, 692, 693"
- Temic 0.8 μm

SPARC V7 ERC32 single chip

• Temic 0.5 μm – "TSC695"

SPARC V8 LEON2 - "AT697"

• Atmel 0.18 μm

SPARC V8 LEON4/NGMP - "GR740"

ST Microelectronics 65 nm

Goal: 10x AT697 performance



ESA Presentation | Ph. Armbruster | ESTEC | 03/03/2016 | D/TEC | Slide 8

GR740 Trade-Offs



- Traded specification taking into account technology constraints and capabilities
- Increased L2 cache size 2 Mbyte
- Improved performance counters to ease execution time analysis
- L2 cache controller split support to reduce inter-core interference
- Sign-off frequency 250 MHz (WC)
- 4x250 MHz = 10x100 MHz
 - \rightarrow We reach our goal (10xAT697)
- Pin multiplexing to reduce pin count
 - PROM with UART, CAN, 1553 and SPW debug ports
 - Half of SDRAM port multiplexed with PCI and one of 2 Ethernet ports



ESA Presentation | Ph. Armbruster | ESTEC | 03/03/2016 | D/TEC | Slide 9





ESA Presentation | Ph. Armbruster | ESTEC | 03/03/2016 | D/TEC | Slide 10

European Space Agency



4 CPU cores with FPU and L1 cache



ESA Presentation | Ph. Armbruster | ESTEC | 03/03/2016 | D/TEC | Slide 11

European Space Agency



4 CPU cores with FPU and L1 cache



ESA Presentation | Ph. Armbruster | ESTEC | 03/03/2016 | D/TEC | Slide 12

European Space Agency



4 CPU cores with FPU and L1 cache



ESA Presentation | Ph. Armbruster | ESTEC | 03/03/2016 | D/TEC | Slide 13

European Space Agency



4 CPU cores with FPU and L1 cache



ESA Presentation | Ph. Armbruster | ESTEC | 03/03/2016 | D/TEC | Slide 14

GR740 : more information





GR740 prototypes currently (Q1/2016) under test in evaluation board



ESA Presentation | Ph. Armbruster | ESTEC | 03/03/2016 | D/TEC | Slide 15



BRAVE – Introduction and General objectives



BRAVE: Big Re-programmable Array for Versatile Environments

• Main Goal:

Provide to the Space Industry a High-capacity, highperformance radiation hardened reprogrammable European FPGA

- Main motivation:
 - Competitive FPGA capacity, performance and radiation hardness to be used in a wide range of space equipment across all ESA missions in Science, Exploration, Earth Observation, Telecom and Navigation. Also in Launchers and Human Spaceflight.
 - ✓ FPGA unlimited re-programmability extra advantage: enable re-configurable and adaptive systems; and also reduces impacts in the (frequent) event of unexpected design changes or modification

ESA Presentation | Ph. Armbruster | ESTEC | 03/03/2016 | D/TEC | Slide 16

BRAVE – Introduction and General objectives



- Extra motivations/ considerations:
 - FPGA cost advantages:
 - FPGAs offer shorter development times, simpler, less expensive design and manufacturing phases than Application Specific Integrated Circuits (ASICs).
 - Equipment suppliers (including SMEs) have access to FPGAs and often cannot afford advanced ASIC technologies
 - Reduce dependency on USA EAR/ITAR FPGA key components
 - Extend and keep the European Competence to develop FPGAs and capability to specify and develop future FPGA products for space.

BRAVE Product elements overview





BRAVE: FPGA architecture overview



The FPGA architecture is based on TILES that have the following elements:



ESA Presentation | Ph. Armbruster | ESTEC | 03/03/2016 | D/TEC | Slide 19

- Clusters of Look-Up Tables (LUTs): based on 4-inputs LUT + DFF
- Memory block blocks: DP-RAM: based on 48Kb RAM blocks Register Files: 64x16bits
- DSP blocks: based on 18x18 bits multiplier
- Interconnect:

Innovative interconnect that allows high density.

- The FPGA includes also:
 - Multi-standard configurable IOs
 - PLLs
 - Configuration logic with internal self-check (rad-hard)

NG-MEDIUM overview, first FPGA of BRAVE



- First BRAVE rad-hard FPGA developed in 65nm
- Unlimited re-configurability (SRAM-based FPGA)
- Key milestone:
 - First silicon and FPGA tools available for end-user: Mid -2016
- Configurable by SpaceWire (and other serial/ parallel options)
- Build-in^(*) EDAC for Internal memory RAM blocks
- Build-in^(*) CMIC ("Configuration Memory Integrity Check")
- Hardening performance (expected):
 - TID > 100Krad (300krad tested)
 - Single-Event Latch-Up Immunity (SEL) to $LET_{TH} > 60 \text{ MeV.cm2/mg} @125^{\circ}C$
 - (*)Build-in in Radiation Hardened Logic

ESA Presentation | Ph. Armbruster | ESTEC | 03/03/2016 | D/TEC | Slide 20

Device	
Capacity: ASIC Gates	550 000
Modules	
Register	32 256
LUT-4	34 272
Embedded RAM (Mb)	2,1
Embedded DSP	112
Clocks	24
Embedded Serial Link	
SpaceWire 400Mbps	1
User I/Os	
LGA-625	380
MQFP-352	160



Courtesy: NanoXplore

European Space Agency



The first BRAVE FPGA will be officially pre-announced at the SpacE FPGA Users Workshop (SEFUW) at ESTEC on the 17th of March:

https://indico.esa.int/indico/event/130/

• • •		indico.esa.int/indico/event/130/ X O
	H A A H H iCal exp	ort More 🗸 D. Merodio Codinachs 🗙
	@esa �c	SEFUW: SpacE FPGA Users Workshop, 3rd Edition
	(ESTEC) Europe/Amsterdam timezone	15-17 March 2016 European Space Research and Technology Centre
	SEFUW 2016 Call for Abstracts L View my Abstracts L Submit Abstract Registration Accomodation Venue and Practical Information Past and Related Events For information please write to Sefuw@esa.int	All FPGAs share several design methodologies, yet each of them face specific challenges. The anti-fuse FPGAs are currently heavily used in most electronic equipment for space yet there are other emerging technologies too: Flash-based and SRAM-based. The use of COTS FPGA is also increasing; specially for space missions with shorter lifetime and less quality constraints. The aim of the workshop is to share experiences and wishes among FPGA designers, FPGA vendors and research teams developing methodologies to address radiation mitigation techniques and reconfigurable systems. The topics related to FPGAs for space are covering (not limited too): general design, verification and test issues and good practices - performance achievements and potential problems - power consumption achievements and potential limitations - design tools performance, good practices and potential limitations - radiation mitigation techniques, tools and potential limitations - radiation mitigation techniques, tools and potential limitations (avoiding repetitions of what has already been presented at RADECS, NSREC and SEE Symposium) - trends of FPGA usage in space applications - reconfigurable systems - lessons learned: ensuring successful and safe use of FPGA in space applications - choosing the best FPGA type for our space application - export license limitations / changes / ITAR / EAR - package and assembly challenges - companion non-volatile memory (when required) experience The FPGA vendors ALTERA, ATMEL, MICROSEMI and XILINX will present updates and will be available for questions
SA Presentation Ph. Armb		available for questions. A major update on the European FPGA status will be presented. Presentations from at least the major design groups (Primes) are expected. Have you not been contacted yet to present and are you interested in presenting?: Please contact us and/or submit your abstract. Do you need space for demonstrating hardware and/or a booth? Please contact us.

Compact Reconfigurable Avionics Concept : Reconfigurable Data Handling core





ESA Presentation | Ph. Armbruster | ESTEC | 03/03/2016 | D/TEC | Slide 22

Compact Reconfigurable Avionics: Mk I Reconfigurable Data Handling core





ESA Presentation | Ph. Armbruster | ESTEC | 03/03/2016 | D/TEC | Slide 23

European Space Agency

Compact Reconfigurable Avionics: Mk I Development flow





Compact Reconfigurable Avionics: Smart AOCS & GNC Elements







A good design of complex VLSI components starts by a proper and in depth analysis of its field of application

Microprocessors and re-programmable FPGAs are playing an increasingly important role for on-board Electronics

GR740 Leon-4 based processors and BRAVE FPGAs pave the ... European way ... to Adaptive Avionics

Acknowledgments to many ESTEC colleagues, R. Weigand and D. Merodio and also to Cobham Gaisler, NanoXplore teams and ST Microelectronics

ESA Presentation | Ph. Armbruster | ESTEC | 03/03/2016 | D/TEC | Slide 26