



Perspective on high density technology and supply chain for rad-hard ASIC and ASSP


ESCCON 11-13 March 2019
ESA-ESTEC – Noordwijk

Francois MARTIN




Semiconductor Foundry Landscape

Companies with Wafer Fab facilities



Advanced CMOS Foundry Landscape




GF - SEC - UMC - STM
partnered through the
former IBM SemiConductor
Development Alliance


- Common set of technology IP portfolio
- Manufacturing flexibility
- Differentiated technologies

Semiconductor Manufacturing new paradigm

Cost of Developing New-Generation Process




Cost of Developing New-Generation Process, IBS, May'16




Revenue Payback Requirement for IDM Process Development, IBS, May'16

Complexity is at the interconnect



The PPA of an advanced technology is no longer dominated by the effective length of the transistor gate (FEOL) but by the Metal Interconnect (BEOL), in particular the « contact to gate » length





28nm FD-SOI Cross Section – STMicroelectronics 2012

Introducing High Density CMOS Technology

- Demonstrating a new FEOL technology is one thing but...
-BEOL industrialization is another one
 - very much dominating the cost of introducing a new technology
 - Learning curve
 - 50K R&D wafers estimated to mature a 28nm technology
 - 100K R&D wafers to mature a 14nm technology
 - Meaning 1 to several B\$ to bring a new technology on the market
- A new technology exists when it has found its volume lead market!
- SPACE Market cannot be such a lead market!

RadHard Design Paradigm

Cost of Design in CMOS nodes





Technology Downscaling Forcing Design Mitigation

- Aggregate fail rate for all hard reliability mechanisms: 5-100 FIT
 - 1 FIT = 1 Failure-In-Time = 1 fail/1B hours or 114,155 years
 - electromigration, oxide breakdown, hot carrier injection, bias T° instabilities

- Without mitigation, Soft Error Rate (SER) may exceed 100kFIT/chip
 - with downscaling ~constant SER/cell but growing SER/chip
 - <10 FIT/SoC achievable with strong design hardening

- Logic & SRAM transition to FDSOI & FinFET improves SER by 100-100x
 - 100x better intrinsic SER with FDSOI


- Design mitigation additionally required for safety-critical missions
 - Intrinsic techno robustness not sufficient for space (failures on commercial IPs)



P.Roche, RADECS'14
C.Slayman, KITREL'18



Life augmented



P.Roche, SEU code TNS'13, V. Malherbe, NSREC'16




....the way is still long to harden SoC's, even with FDSOI technology!

- Commercial FDSOI is not robust enough to fly in space without critical errors



- Strong modeling/design/testing actions for months to achieve quasi-immunity in space



Moving ahead with the ASIC/ASSP SPACE roadmap


SatCom Digital Payload driving and looking for the most efficient signal processing & computing platform

• **Several opportunities ahead in FDSOI, potentially also with enhanced Body Biasing**

- Capitalizing on 100 ST space-IPs already qualified for both LEO/GEO
- Leveraging on ST pioneered FBB usage, industrially deployed for automotive market in 28nm but not qualified for Space usage yet

• **FinFET is also a good candidate to continue the space roadmap but will not come for free**

- NASA, ESA, Sandia already reported critical SEL events in FinFET
- Rad-tolerant circuit already introduced, e.g. by XILINX with SEL mitigation on Ultrascale+
- Deploying FinFET for space ASIC will require space skills, tools and strong industrial experience



ST space platform in 28nm FDSOI




Illustration of FinFET transistor

FD-SoI technology has not been fully harnessed yet
...and still represents a very attractive alternative for
SPACE


- Planar technology
- Best trade off performance vs implementation & production cost
- Strong RF/analog integration capability
- Promising Body Biasing technics already used in consumer/automotive areas
- Strong leadership in Europe for such technology with



....and a growing ecosystem



High Performance Package roadmap will come with its share of opportunities & constraints



Performance :
FlipChip Thermal
Enhanced Organic
Packaging

Supply chain :


- leadfree only
- High volume REX required
 - ✓ Packaging
 - ✓ Bumping

Conclusion

5G : the main growth driver for SemiConductor market


© Copyright 2017 5G Americas- 5G Services and Use Cases

Nov 2017



No doubt SPACE INDUSTRY will get its « share of the pie » but !....

Hype Cycle for Emerging Technologies, 2018



Does « New Space » follow the 5G trend?

Are we getting close to the peak of expectation for constellations?

Which technology to safely reach « slope of enlightenment »?

gartner.com/SmarterWithGartner

Source: Gartner (August 2018)
© 2018 Gartner, Inc. and/or its affiliates. All rights reserved.

