Perspective on high density technology and supply chain for rad-hard ASIC and ASSP

ESCCON 11-13 March 2019 ESA-ESTEC – Noordwijk

Francois MARTIN



European Space Agency Agence spatiale européenne





Semiconductor Foundry Landscape



Companies with Wafer Fab facilities





Source: IBS, 2017

Advanced CMOS Foundry Landscape





Semiconductor Manufacturing new paradigm



Cost of Developing New-Generation Process





Complexity is at the interconnect



28nm FD-SOI Cross Section – STMicroelectronics 2012

The PPA of an advanced technology is no longer dominated by the effective lenght of the transistor gate (FEOL) but by the Metal Interconnect (BEOL), in particular the « contact to gate » length





Introducing High Density CMOS Technology

- Demonstrating a new FEOL technology is one thing but...
-BEOL industrialization is another one
 - · very much dominating the cost of introducting a new technology
 - Learning curve
 - 50K R&D wafers estimated to mature a 28nm technology
 - 100K R&D wafers to mature a 14nm technology
 - Meaning 1 to several B\$ to bring a new technology on the market
- A new technology exists when it has found its volume lead market!
- SPACE Market cannot be such a lead market!



RadHard Design Paradigm



Cost of Design in CMOS nodes 10





Technology Downscaling Forcing Design Mitigation



20+ years of experience building strong RadHard Design methodology.....and 12



P.Roche, SEU code TNS'13, V. Malherbe.

life.augmented

NSREC'16



....the way is still long to harden SoC's, even with FDSOI technology! 13

Commercial FDSOI is not robust enough to fly in space without critical errors



Strong modeling/design/testing actions for months to achieve quasi-immunity in space







Moving ahead with the ASIC/ASSP SPACE roadmap



SatCom Digital Payload driving and looking for the most efficient signal processing & computing platform



Presentation Title 10/03/2019

• Several opportunities ahead in FDSOI, potentially also with enhanced Body Biasing

- Capitalizing on 100 ST space-IPs already qualified for both LEO/GEO
- Leveraging on ST pioneered FBB usage, industrially deployed for automotive market in 28nm but not qualified for Space usage yet

• FinFET is also a good candidate to continue the space roadmap but will not come for free

- NASA, ESA, Sandia already reported critical SEL events in FinFET
- Rad-tolerant circuit already introduced, e.g. by XILINX with SEL mitigation on Ultrascale+
- Deploying FinFET for space ASIC will require space skills, tools and strong industrial experience

Continuing the Space Roadmap 10



ST space platform in 28nm FDSOI



Illustration of FinFET transistor



FD-SCI technology has not been fully harnessed yet ...and still represents a very attractive alternative for SPACE

- Planar technology
- Best trade off performance vs implementation & production cost
- Strong RF/analog integration capability

....and a growing ecosystem

- Promising Body Biasing technics already used in consumer/automotive areas
- Strong leadership in Europe for such technology with







High Performance Package roadmap will come with its share of opportunities & constraints



Performance : FlipChip Thermal Enhanced Organic Packaging

Supply chain :

- leadfree only
- High volume REX required
 - ✓ Packaging
 - ✓ Bumping



Conclusion



5G : the main growth driver for SemiConductor market





No doubt SPACE INDUSTRY will get its « share of the pie » but !....

