


- STMicroelectronics and Te2v Semiconductors have signed a contract agreement in Oct 2018, setting up the frame for a long term cooperation.
- Goal for Te2v is to leverage our assembly capabilities and flight model heritage and provide STMicroelectronics with space-grade assembly services.
- STMicroelectronics and Te2v Semiconductors, being both key actors of the Grenoble “Silicon Valley”, we have decided to combine our strengths as, it flows from sources...
- Point is to create together a unique space-grade flip chip center of expertise for large dies, using ST C65Space wafers and moving forward 28 FDSOI wafers on both ceramic and organic substrates.



Flip Chip for space : state of the art & future developments


Jean-Philippe PELTIER | Integrated Microelectronics Solutions

Flip Chip, from one ESCCON to another...





Flip Chip, from one ESCCON to another...

at Teledyne e2v




Current Flip Chip assembly at Teledyne e2v


Hermetic



Non Hermetic



without lid




lidded

Ceramic (Al₂O₃, AlN, HiTCE)

Enabling Technology for Teledyne e2v Standard Offering

High pin count and Highly integrated digital products.



QLS1046 Qormino™ Module

Integration of NXP Quad Cortex A72 ARM cores,
+ 4GB of DDR4 memory.


Assessment for ECSS-Q-ST-60-13C
to start in 2019



PC8548

PowerPC single core microprocessor.

Built to QML-Y grade at Teledyne e2v Grenoble



PC7448

PowerPC single core microprocessor.


Built to QML-Y grade at Teledyne e2v Grenoble

Data conversion technology with increasing frequency capabilities.

Future Gen
Ka-Band ADCs &
DACs

Ka-Band capable 12+GSPS DAC and ADC.

Built by Teledyne e2v Grenoble in suitable grade.



EV12DS480

K-Band capable 12bit 8GSPS DAC.

Made as per ECSS-Q-ST-60-13C by
Teledyne e2v Grenoble





EV12AQ600

C-Band capable Quad 1.5GSPS ADC

Built to QML-Y grade at Teledyne e2v Grenoble

TELEDYNE e2v Flip Chip roadmap

Flip Chip Road Map



At the beginning of the 2010's, **65 nm** was supposed to be the techno of choice for the 10 coming years

But, it quickly appeared that transition to deeper nodes would occur much faster than expected

28 nm is now the standard for current advanced product developments

Flip Chip Road Map



There is a huge trend in microelectronics towards **System in Package, heterogeneous integration**. HiRel / Space is concerned as well.

But SiP is a concept, not a package type or a technology. It includes:


Side by side (2D) / Interposer (2.5D) / Stacked die (3D) / + variants / combinations !

With the addition of old space/new space, hermetic/non-hermetic, ceramic/organic, etc., we are facing **infinite potential configurations** !

Flip Chip Road Map

Long term supply

RoHS bumps





For years, SnPb (including high lead alloys) has been the material of choice for flip chip bumping.

But, the landscape has now changed for several reasons

1. Flip Chip assembly houses have to face EOL of leaded bumping sources
2. SnPb alloys exhibit poorer performance wrt electromigration

→ RoHS bumping (eg. SnAg) must be included in capabilities portfolio

Flip Chip Road Map



For years, ceramic packages have been the material of choice for high reliability packages/substrates

But organic substrates bring advantages over ceramic solutions for

- Complexity , Pitch
- Speed

eg. Te2v is designing a MCM, where bandwidth would be 1.5 X higher with a organic substrate than with an ceramic one

➔ In many cases (not all), organic substrates need to be considered

On Going Projects

hermetic flip chip with very large die

Space grade

ST – NanoXplore NG Large

Die : 560 mm² ST-C65SPACE

Package: ceramic (Al₂O₃) CLGA1752 45 x 45 mm

Start : june 2019


reliability assessment Q4 2019

multi flip chip on organic substrate


29 x 29 mm Organic Package,
1.27 mm thickness / 0.80mm core
Build up 4/2/4.

(12 x) 0201 SMD passives


Customer design
Teledyne e2v assembly



Ni/Au plated copper lid
1.5 mm thickness



478 solder balls



5 flip chip dies

- (4 x) 65nm die, 635 SnAg bumps, 200µm pitch
- 130 nm die, 478 SnAg bumps, 250µm pitch



first delivery to customer Q2 2019 (industrial grade)

multi flip chip on organic substrate

Space grade

3 dies
RF (Ka band)

Die & Substrate designs, assembly: Teledyne e2v



prototypes Q4 2019

Teledyne e2v has launched a project aiming at development of
ST FDSOI28 , large die, flip chip on organic substrate

Die Test Vehicle

388 mm² (21.1 x18.4mm)
Bump pitch: 150 microns
17 000 bumps SnAg (1.8% Ag)


Substrate Test Vehicle

FCBGA 50x50mm (16 layers 6/4/6)
Core thickness 400µm
Substrate Thickness 1.370mm

reliability assessment Q1 2020

Space grade

Summary: flip chip for Space





Thank you !