



# **NX RHBD FPGA solutions For Today & Tomorrow Spaceborne applications**

**Joël LE MAUFF**  
*Head of Marketing & Sales*

# Agenda

## 1- NX introduction

*2- Space Market*

*3- RHBD FPGA solutions*


*4 Packaging Technologies*

*5- NX Quality Flows*

*6- CONCLUSION*



# NanoXplore Overview



- ◆ **Created in 2010** by three veterans of semiconductor industry with long experience in the design, test and debugging of FPGA cores.
- ◆ **Fabless** semiconductor company headquarter in France
- ◆ R&D engineers in two offices in France:
  - Sèvres: Hardware developments
  - Montpellier: Software developments
- ◆ **NanoXplore is a leader in the design of large scale programmable logic arrays for state of the art FPGA cores**
- ◆ The company is focusing on 2 main activities:
  - Offer hard block embedded FPGA core IP (NX-eFPGA)
  - Developing rad-hard FPGA qualified for space applications (from BRAVE contract)

# Agenda

*1- NX introduction*

## **2- Space Market**

*3- RHBD FPGA solutions*


*4 Packaging Technologies*

*5- NX Quality Flows*

*6- CONCLUSION*




# Space Market





# Space Trends



- ➡ **SWaP-C** (*Stands for Size, Weight and Power + Cost*)
  - ➡ **Space EP or COTS+ components**
- ➡ Radiation-Tolerance/Hard solution
- ➡ ITAR-free components



# Space Trends – What about FPGAs

Space requirements extracted from last ESA HEDPT workshop, dated 01/10/2018



- ◆ All services in a single solution
  - ◆ Gbps of data transfer rate
    - With ECC and Quality-of-Service
  - ◆ Increased performance with Multicore systems
  - ◆ Increased On-Board Processing
  - ◆ Radiation Tolerance
  - ◆ Lowest Power consumption
  - ◆ High degree of coverage & Mission Re-Configurability during lifetime
  - ◆ DSP techniques must be integrated
    - Filtering, multiplexing, demodulation, signal information extraction, performance optimization etc
  - ◆ FPGA performing supervisory function of SSMM
  - ◆ Rad-Hard in Plastic Package
- ◆ System-On-Chip FPGA
  - ◆ HSSL-12G: SpFi, ESistream, SRIO,
  - ◆ Quad-cores ARM Cortex-R52
  - ◆ x1000 DSP blocks
  - ◆ RHBD approach
  - ◆ LP process technologies
  - ◆ Partial Reconfiguration feature (Thanks to Sram architecture)
  - ◆ DSP supported by NXcore & NXscope
  - ◆ DDR2/3/4 interfaces
  - ◆ RHBD PEM devices

# RH PEM devices demand


Space requirements extracted from last ESA HEDPT workshop

Rad Hard in Plastic package?



BGA plastic package

PCB with multiple Rad Hard chips




ESA UNCLASSIFIED




European Space Agency

## JPL Plastic Encapsulated Microcircuits (PEMs) Reliability/Usage Guidelines For Space Applications



- ◆ For Users looking for
  - SWAP-C solutions,
  - Lower-cost, less heavy Packages,
  - Highest HSSL performances, etc.




**NX** proposes  
Space RHBD PEM FPGAs  
with QA level  
up ECSS Class-1 flow.





# Space RH Plastic flow

---



# Agenda

*1- NX introduction*

*2- Space Market*

## **3- RHBD FPGA solutions**

*4 Packaging Technologies*


*5- NX Quality Flows*

*6- CONCLUSION*



# **NX** FPGAs are Rad Hardened




**All logic of NX FPGAs is hardened by design (RHBD)**  
and simulated with TFIT software



**On top of it,**  
Embedded Configuration Memory Integrity Check ("**CMIC**")

# Export Regulation

- ◆ NX RH FPGA devices are **ITAR & EAR-free** → No Dependence to USA.
- ◆ Classified 3A001.a.2.c according (EC)2015/2420 rules.

 <b>US Dep't. of Commerce</b> Bureau of Industry & Security <ul style="list-style-type: none"><li>• Export Administration Regulations</li><li>• “Dual Use” products/ technologies</li><li>• Items subject to EAR</li><li>• Commerce Control List</li></ul>	 <b>US Department of State</b> Directorate of Defense Trade Controls <ul style="list-style-type: none"><li>• International Traffic in Arms Regulations</li><li>• Inherently military products/ technologies</li><li>• U.S. Munitions List</li></ul>	 <b>US Department of Treasury</b> Office of Foreign Assets Controls  Administration of US economic sanctions & embargoes
--	---	---

# NX RHBD FPGAs features

NG medium		NG large		NG ultra	
35	<u>kLUT4</u>	137		540	
3M	<u>RAM</u>	10M		34M	
112	<u>DSP</u>	384		1344	
None	<u>Hard IP Processor</u>	1x ARM R5		4x ARM R52	
None	<u>Peripherals</u>	None		DALHIA	
16x PHY2	<u>DDR<sub>x</sub></u>	20x PHY2		20x PHY3 + DDR4	
None	<u>HSSL</u>	24x 6,25G		32x 12,5G	



# Embedded Processing solutions

## NG medium


- 34K LUTs / 3Mb RAM
- A SoC can be mapped in the fabric.
- Leon3 based SoC has already been validated.  
(Max Freq.: ~40 Mhz)



Low-End FPGA

## NG large

- 137K LUTs / 10Mb RAM
- ARM Cortex R5 Hard IP
- HSSL
- $\mu P$  : 200 MHz



Mid-End FPGA

## NG ultra

- 517K LUTs / 36Mb RAM
- $\mu P$  : 600 MHz




High-End FPGA





# NX – Space Supply-Chain



# Agenda

*1- NX introduction*

*2- Space Market*

*3- RHBD FPGA solutions*

## **4 Packaging Technologies**

*5- NX Quality Flows*


*6- CONCLUSION*



# Packaging Technologies: WB vs Flip-Chip

NG medium

## Wirebond




Typical Die with  
Peripheral Bond Pads

## Drivers

NG large  
NG ultra

## Flip Chip




Flip Chip Die  
Array Pads (Solder bumped)

- ♦ Flip Chip offers Higher performance for high speed device
  - ♦ flip chip interconnect has lower inductance
  - ♦ direct power/ground access to core
- ♦ Flip Chip delivers better thermal performance
- ♦ Flip Chip addresses I/O Limitations of Wire Bond Interconnect

# **NG** medium Ceramic Packages (CQFP & LGA)


## **LGA625**

29\*29mm body, 1,00mm pitch






## **CQFP352**

48\*48mm body, 0,50mm pitch



# **medium Organic Package (WB-PBGA)**

**PBGA625**  
 27\*27mm body,  
 1,00mm pitch  
 Lead-free Solder balls  
 SACN305 Diam 0,5mm




PACKAGE DIMENSIONS			
DATABOOK TABLE 1 PACKAGE DIMENSION (mm)			
SYMBOL	MIN.	NOM.	MAX.
A			2.39
A1	0.30		
A2		0.53	
A4		1.20	
b	0.50	0.60	0.70
D	26.80	27.00	27.20
D1		24.00	
D2		24.00	
E	26.80	27.00	27.20
E1		24.00	
E2		24.00	
e		1.00	
Z		1.50	
TOLERANCE OF FORM AND POSITION			
SYMBOL	DATABOOK (mm)		
ddd	0.20		
eee	0.25		
fff	0.10		

# NG large & NG ultra Packages (LGA & FC-PBGA)

## LG/CG1752

45\*45mm body, 1,00mm pitch  
Full populated  
No Decoupling Capacitors




CGA package picture  
Extracted from Internet

## FF1752

42,5\*42,5mm body, 1,00mm pitch

### Key Attributes

- BT - Laminate Substrate
- Heat Spreader – Lowest Thermal Resistance ( $\theta_{ja} < 12^{\circ}\text{C/W}$ ), ( $\theta_{jc} < 1^{\circ}\text{C/W}$ )
- Superior Electrical Performance – with **HSSL capabilities**





# Agenda

*1- NX introduction*

*2- Space Market*

*3- RHBD FPGA solutions*


*4 Packaging Technologies*

**5- NX Quality Flows**

*6- CONCLUSION*



# Space Quality Standards




European Space Components Coordination

Page 1 of 48

**INTEGRATED CIRCUITS:  
MONOLITHIC AND MULTICHIP MICROCIRCUITS,  
WIRE-BONDED, HERMETICALLY SEALED  
AND  
FLIP-CHIP MONOLITHIC MICROCIRCUITS,  
SOLDER BALL BONDED, HERMETICALLY AND  
NON-HERMETICALLY SEALED  
AND  
DIE**

**ESCC Generic Specification No. 9000**

Issue 10	February 2018
----------	---------------



Document Custodian: European Space Agency – see <https://escies.org>


VS

The documentation and process conversion measures necessary to comply with this revision shall be completed by June 30, 2014

INCH-POUND

MIL-PRF-38535K  
20 December 2013  
SUPERSEDED  
MIL-PRF-38535J  
28 December 2010

**PERFORMANCE SPECIFICATION  
INTEGRATED CIRCUITS (MICROCIRCUITS) MANUFACTURING,  
GENERAL SPECIFICATION FOR**




Comments, suggestions, or questions on this document should be addressed to: DLA Land and Maritime, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to [CMOS@dla.mil](mailto:CMOS@dla.mil). Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at <https://assist.dla.mil>

AMSC N/A FSC 5962




# Quality Levels



# NX Ceramic Devices QA level


Grade	PR	M	Q	V
WLAT	✗	✗	✓	✓
TID / Report	✗	✗	✓ Yes	✓ Yes
SLDC	✗	✗	✓	✓
T/C	✗	✗	✓ 10cy	✓ 10cy
Internal Visual	STM policy	2010B Sampling	2010B 100%	2010A 100%
Pind-Test	✗	✗	On Request	✓ Yes
Serialization	✗	✗	✗	✓
Burn-In	✗	✗	✓ 160h 125°C	✓ 240h 125°C
PDA	✗	✗	5%	5%
Electrical Test	25°C	-55°C & +125°C	25°C then -55°C & +125°C	25°C then -55°C & +125°C R&R
QCI	✗	✗	✓ Yes	✓ Yes
External Visual	✗	Sampling	✓ 100%	✓ 100%
CoC	✗	✗	✓ Yes	✓ Yes

**CQ352**



**LG/CG625**


29\*29mm body,  
1,00mm pitch



# NX PEM QA level


Grade	PR	M	B	E
WLAT	✗	✗	✓	✓
TID / Report	✗	✗	✓ Yes	✓ Yes
SLDC	✗	✗	✓	✓
T/C	✗	✗	✓ 10cy	✓ 10cy
Internal Visual	STM policy	2010B Sampling	2010B 100%	2010A 100%
CSAM	✗	✗	✓	✓
Serialization	✗	✗	✗	✓
Burn-In	✗	✗	✓ 160h 125°C	✓ 240h 125°C
PDA	✗	✗	1%	1%
Electrical Test	25°C	-55°C & +125°C	+25°C then -55°C & +125°C	25°C then -55°C & +125°C R&R
LAT 1/2/3	✗	✗	✓	✓
External Visual	✗	Sampling	100%	100%
CoC	✗	✗	✓	✓

**PBGA625**  
27\*27mm body,  
1,00mm pitch





# Pricing vs Pkg & Qty





# Agenda

*1- NX introduction*

*2- Space Market*

*3- RHBD FPGA solutions*

*4 Packaging Technologies*

*5- NX Quality Flows*

**6- CONCLUSION**



# CONCLUSION

---



**NX**  
**NanoXplore**


*ready for Today & Tomorrow demand*

**NX**  
NANOXPLORE  
NG-MEDIUM  
CG 025  
Q620100  
FMB10100  
1718 - 022

*Joël LE MAUFF - Tel +33(0)6 83820053 - joel.lemauff@nanoxplore.com*



# Thanks for your attention





**NanoXplore**

[www.NanoXplore.com](http://www.NanoXplore.com)