ESCC

APPLICATION FOR ESCC QUALIFICATION APPROVAL

Component Title:

Integrated Circuits, Silicon, Monolithic, CMOS, Cell-Based Array, based on Type ATMX150RHA – Ph2 Digital Only 22Mgates 5ML+Thick Metal MMT Assy

Appl. No.

Page 1

	Atton		_	Execu	utive N	lember:	8	CNES					Date	: 11	/04/201	9	3	59	
Components (i	ncluding	n series and f	amilies)	submit	ted fo	r Qualif	ication	n Approval											1
ESCC		VARIA			-			IPONENTS		BASED ON		TEST VEHICLE / S		(COMPO				
2202083 All			51	ASIC (Digital only, 22Mgates, 5ML+Thick Metal, 3.3V IO, 2.5V IO, MMT assembly)					ATMX150RHA technology			002OP, 002MS, 02FT, 002NY, 002FU, 002NX							
Compo	nent Ma	anufacturer		2	ı	_ocation	of M	anufacturing	g Plan	t	3	E	SCC Spe	cificatio	on used	for Qua	dification	n	
MICROCHIP T ATMEL NANT		OLOGY NAN	TES (e)	U	MC T	aïwan (hailand	wafer (asse	gn & test) fab 8C) embly) olumn mou	nting)			Gene Issue Detail		ESCC	9000	83			
Qualification F	Report F	Reference and	date:					5	PID	used for r	nanuf	acturing	Qualifica	ition Lo	t				- 2
		fication Test F		018-IC-	-384_0	QTR_re	v1.0		Ref				RHA PID (0037					
Date:	05/11/2	018							Issu			v D /04/201	9						
PID changes	since st	tart of qualifica	ation				7	Current P	100 00	V 51000 10000	-	A CONTRACTOR STATE). Dangla)					8	
		·····				-		1					e of Execu						
Minor*	×	(* Details no confidential			ovided	lin		Ref No:					X150RHA						
Major*												HCM	2/2019 I Colums I sue E – 0			g & Ass	embly o	n CLG	A P
Current Manu	ufacturii	ng facilities su	ırveyed	by:															
CNES (D. Da	angla, F	. Malou) & ES	SA (F. N	Martinez	<u>(</u>)			15/10/20	18										
	100	Responsible)						(Date)											
Report Refe	erence -	- ESCC valida	ition au	dit of M	MT as	sembly	for A	TC18RHA a	ind A	TMX150F	RHA A	SICs E	SCC QML	DSO	/AQ/EC	-2018.1	19112, 2	9/10/2	018
Satisfactory:		Yes																	
Quality and I	Reliabili	ty Data																	
Evaluation to	esting p	erformed	Yes	⊠		No				Failure a		is, DPA	, NCCS		Yes	⊠	No		
Report Ref.	No.:	MMT assem Qualification 2017-EC-21	Tests F			Date:	16/	08/2018		(supply o	data)								
Equivalent D	Data:				E														
Certification	:									Ref Nos	, and	purpos	e:						
										Constru	ction	analysis	report do	done b	v CNES	: DSO//	AQ/LE-2	2018.0	010



Component Title: Integrated Circuits, Silicon, Monolithic, CMOS, Cell-Based Array,

based on Type ATMX150RHA - Ph2 Digital Only 22Mgates

5ML+Thick Metal MMT Assv

Executive Member CNES Date: 11/04/2019

Page 2 Appl. No.

359

The undersigned hereby certifies on behalf of the ESCC Executive, that the above information is correct; that the appropriate documentation has been evaluated; that full compliance to all ESCC requirements is evidence except as stated in box 13; that the reports and data are available at the ESCC Executive and therefore applies for ESCC qualification status to be given to the component(s) listed herein.

Date:

17/04/2019

JP. BUSSENOT

(Signature of the Executive Coordinator)

Continuation of Boxes above: (Only non-confidential comments)

[5] ESCC QML qualification of UMC 8C wafer fab with MMT assembly based on: ATMX150RHA Qualification Test Report 2018-IC-384 QTR rev1.0 and associated reports:

- ATMX150RHA Synthesis characterization Report 150nm PD-SOI Technology UMC fab 8C Reference: 2019-EC-446 rev 1.0
- ATMX150RHA Wafer Level Reliability qualification report Reference: 2018_IC_393_rev1.6 ATMX150RHA Electrical Latch-Up qualification report Reference: 2018-IC_398 Electrical Latchup rev1.2
- ATMX150RHA ESD report Reference: 2018-IC-392 ESD rev1.3
- ATMX150RHA Validation of life test at 150°C instead of 125°C Package/Assembly integrity verification report Reference: 2018-IC-391 Package integrity after lifetest 150°C rev0
- ATMX150RHA Endurance qualification test report (High Temperature Operating Life test) 150nm on SOI UMC Fab 8C Reference: 2018-IC-397 Life-test
- ATMX150RHA Package/Assembly qualification test report 150nm on SOI UMC Fab 8C Reference: 2018-IC-396 Pack-Assy reliability rev1.0
- ATMX150RHA Total Ionizing Dose qualification test report 150nm on SOI UMC Fab 8C Reference: 2018-IC-394 TID1 rev1.4
 ATMX150RHA Single Evaluation Circuit 002MS Total Ionizing Dose qualification test report 150nm on SOI UMC Fab 8C Reference: 2018-IC-394 TID1 rev1.4 & Reference: 2018-IC-399 TID2 rev1.1
- ATMX150RHA Single Event Effects qualification report 150nm on SOI UMC Fab 8C Reference: 2018-IC-395 SEE rev1.5
- ATMX150RHA Construction analysis Reference: CA18-10948.pdf
- MMT Assembly Line Qualification Test Report Reference: 2017-EC-212 rev2
- MMT domain extension Wafer back-grinding wafer sawing Die inspection Qualification Test Report Reference QTR 2018-IC-355 rev1
- CRS 17-0771 MMT assembly line extension of Assembly qualified domain with INK marking Markem4489 Qualification Test Report Reference: QTR3240 Markem4489 2017-IC-294 rev1
- CRS 17-0824 Lid finish process change Qualification Test Report Reference: QTR lid finish 2018-IC-366 rev1.0

[7] PID changes:

ATMX150RHA PID 0037

03/03/2015 - Rev 0: Creation 30/11/2015 - Rev A: Update

14/01/2016 - Rev B: Update taking into account CNES comment

29/11/2016 - Rev C: MCGA replacement by CCGA with european columns. Change name : FEPE group to Tech devt Specification table update, Fab process info update and minor corrections

12/04/2019 - Rev D: Extension to 22Mgates - Assembly in MMT. Thailand

[8] MMT PID exclusions:

the use of 18u wire is not authorized for ESCC product

- Multi-dice devices in flat substrate packages are not authorized for ESCC product

Last ESCC QML Annual Quality Meeting held in June'18, ref. CNES/DSO/AQ/EC-2018.0010779

12

11

Component Title:

Integrated Circuits, Silicon, Monolithic, CMOS, Cell-Based Array, based on Type ATMX150RHA – Ph2 Digital Only 22Mgates 5ML+Thick Metal MMT Assy

Executive Member: CNES Date: 11/04/2019

Appl. No.

359

Page 3

Non compliance	ce to ESCC require	ements:				13
No.:	Spec	ification		Paragraph	Non compliance	
Additional task	s required to achie	ve full com	pliance for E	ESCC qualification or rationale for acceptability o	f noncompliance:	14
	ager Disposition					15
Application App Action / Remark		ď	No 🗆			-
					3-01	
Date:					B. Schade, Head of ESA Product Assura and Safety Department	nce

Component Title:

Integrated Circuits, Silicon, Monolithic, CMOS, Cell-Based Array, based on Type ATMX150RHA – Ph2 Digital Only 22Mgates 5ML+Thick Metal MMT Assy

Executive Member:

Date: 11/04/2019 **CNES**

Page 4 Appl. No.

16

359

ANNEX 1: LIST OF TESTS DONE TO SUPPORT QUALIFICATION

Tests conducted in compliance with: ESCC 9000

ESCC 9000 generic specification; Chart F4 (for ESCC/QPL parts);
Or PID-TFD (for ESCC/QML parts)

Tests vehicle identification/description:

002OP	Standard Evaluation Circuit (SEC)
CQFP-352	- Transistors to cover a domain up to 22 Mgates (equiv. NAND2)
	- Thick top metal layer to avoid voltage drop issues
	- Set of compiled memory blocks with and without EDACs
	- Cold Sparing Buffers
	- High Speed LVDS Buffers 655Mbps - PCI Buffers
	- PLL
	002OP shall be used for radiation testing (TID,SEU,SEL,SET), process stability and reliability monitoring, performance characterization
002MS	Test Vehicle
CQFP-352	Same than 002OP but NO Thick Metal Layer
	002MS will be embarked on quarterly MPW (Multi-Project Wafer) instead of OO2OP when embarked ASIC's do not need thick metal layer. If so, 002MS shall be used for reliability quarterly monitoring
02FT/002NY	Buffers Test Vehicle
CQFP-352	- Standard IO33 buffers (supply 3.3 or 2.5V).
	- Specific IO33 buffers (LVDS,PCI)
	- PLL for performance evaluation
	- Set of ring oscillators made of different library cells, set of interconnect lines
	002NY is a 5 metal layers with thick metal option. It shall be used for ESD tests.
	002FT is the same test vehicle but without thick metal option, it shall be used for electrical latch-up, which is test only depending on front-end process, there is no impact of the presence of thick metal option or not.
002FU	This test vehicle, of 5 Metal Layers, has been designed in compliance with the requirements of the MIL-
CQFP-256	PRF38535 §H.3.4.3, in terms of functionality, design, fabrication and packaging, but embarks less transistors (19 Million of devices instead of 44 Million in the 002MS). Il shall be used in conjunction with the 002MS for group E initial qualification.
002NX	This test vehicle, 5 Metal layers, have been designed for specific SEU tests on shift registers.
CQFP-352	

Detail Specification reference:

9202/083

Subgroup	Test	Tick when done	Conditions	Date Code Diffusion Lot	Tested Qty	No. of Rejects	Comments if not performed. Comments on Rejection
	Mechanical Shock	×	MIL-STD-883, Test Method 2002		15	0	
	Vibration	×	MIL-STD-883, Test Method 2007		15	0	
	Constant Acceleration	×	MIL-STD-883, Test Method 2001		15	0	
d.	Seal (Fine and Gross Leak)	×	MIL-STD-883, Test Method 1014	002MS D9Q3JA227X	15	0	
Environmental/Mechanical Subgroup	Intermediate and End-Point Electrical Measurements	⊠	Intermediate and End-Point Electrical Measurements in the Detail Specification	Si-lot DC1712 002OP DA57MA229V Si-lot DC1712 00OP DAANTA22KU Si-lot DC1730	15	0	
	External Visual Inspection	⊠	ESCC Basic Specification No. 20500		15	0	MIL-STD-883, Test Method 2009
ental/I	Thermal Shock	×	MIL-STD-883. Test Method 1011		15	0	
ironm	Moisture Resistance	×	MIL-STD-883, Test Method 1004		15	0	
En	Seal (Fine and Gross Leak)	×	MIL-STD-883, Test Method 1014		15	0	
	Intermediate and End-Point Electrical Measurements	⊠	Intermediate and End-Point Electrical Measurements in the Detail Specification		15	0	
	External Visual Inspection	×	ESCC Basic Specification No. 20500		15	0	MIL-STD-883, Test Method 2009

Subgroup	Test	Tick when done	Conditions	Date Code Diffusion Lot	Tested Qty	No. of Rejects	Comments if not performed. Comments on Rejection	
	Operating Life	⊠	MIL-STD-883, Test Method 1005	2000h @150°C				
				002MS D9A5G.1 Si-lot DC1712	45	0		
Endurance Subgroup	Intermediate and End-Point Electrical Measurements	⊠	Intermediate and End-Point Electrical Measurements in the Detail Specification	002MS D9Q3JA227X Si-lot DC1712	45	0		
Eug				002OP DCGLL.1A Si-lot DC1752	45	o		
	Seal (Fine and Gross Leak)		MIL-STD-883, Test Method 1014					
	External Visual Inspection		ESCC Basic Specification No. 20500					
Assembly Capability Subgroup	Permanence of Marking		ESCC Basic Specification No. 24800				*	
	Terminal Strength		MIL-STD-883, Test Method 2004					
	Internal Visual Inspection		ESCC Basic Specification No. 20400				Covered by ATC18RHA ESCC qualification tests Application n°357, 28/03/2019	
	Bond Strength		MIL-STD-883 Test Method 2011					
Asse	Die Shear or Substrate Attach Strength		MIL-STD-883 Test Method 2019 or 2027					
	Electrical Characterization	×		02FT D7N0F.1 Si-lot DC1442	10	0		
<u>v</u>				002NX D8WYK.1 Si-lot DC1537	10	0		
Additional Tests	Package integrity after Life-Test @150°C	⊠		002OP DAANTA22KU Si-lot DC1730	4	0		
	Electrical Latch-Up	⊠	JEDEC78	02FT D7N0F.1-7 Si-lot DC1442	6	0		
	ESD (HBM & CDM)	×	MIL-STD-883 Test Method 3015.9	002NY D9KQ8-14A	15	0	ESD HBM level is class 1B (500 volts to 999 volts)	
			ESDA S5.3.1-2009	Si-lot DC1633	9	0	ESD CDM levels is class C3 (250 volts to 499 volts)	

Construction Analysis	⊠		002OP DAANTA22FV Si-lot DC1730	5	0	
		TID ESA/SCC 22900 MIL-STD-883 Test	00FU 3 Si-lots: D7N0F.1-4A DC1436 D7N0G.1-1 DC1440 D84HRA23Q2 DC1510	11 11	0 0	The TID RHA capability of 100krad (Si) (1000Gy (Si)) is demonstrated and qualified the ATMX150RHA offer, using the AT77K9RHA technology. This qualification is compliant with both DLA and ESCC systems, at a RHA-R level. The TID RHA capability of 100krad
Radiation Tests	⊠	Method 1019	002MS D8FQFA23PU Si-lot DC1536	22	, О	(Si) (1000Gy (Si)) is demonstrated and qualified the ATMX150RHA offer, using the AT77K9RHA technology 22 Mgates. This qualification is compliant with both DLA and ESCC systems, at a RHA-R level.
			002FU D799T.1-3 Si-lot DC1410	3	0	SEL: No SEL events have been observed up to a LET of 78 MeV.cm²/mg @Vccmax @125°C. SEU:
		SEE ESA/SCC 25100 EIA/JESD57	002NX D8WYK.1 Si-lot DC1543	8	0	The SEU threshold LET (LETth) is upper than 18.5 MeV.cm2/mg for hardened DFF. The LETth is 3.0 MeV.cm2/mg for the standard DFF. The LETth is 1 MeV.cm2/mg for the
			002FU D7NOG.1-1 Si-lot DC1440	3	0	Virage memories so below the standard DFF, and at a value in line with the CMOS 0.18 µm technologies. No SEU event has been noticed on standard DFF with TMR hardening.

Note: All lots date codes up to 16xx were assembled at e2v and are shown for characterization purpose. All lots date codes from 17xx were assembled by MMT.

Note: additional test evidence related to packaging aspects is available as part of Qualification with certificate No. 357



Integrated Circuits, Silicon, Monolithic, CMOS, Cell-Based Array, based on Type ATMX150RHA – Ph2 Digital Only 22Mgates 5ML+Thick Metal

MMT Assy

Executive Member: CNES Date: 11/04/2019 Page 7

Appl. No. C 206

NOTES ON THE COMPLETION OF THE APPLICATION FORM FOR ESCC QUALIFICATION APPROVAL

	AIT	го	IES
_	N		IE O

Form Heading shall indicate:— the title of the component as given in its detail specification or the name of the series or family; — the entering

date; - the serial number and the suffix of the form.

Component Title:

Box 1 shall provide details given in table; in particular there shall be listed - the variants or range of variants; the range of components

by using the ESCC code for values tolerances, etc.; the designation given in detail specification as 'based on'; —under Test Vehicle enter either a cross or the specific characteristic capable to identify the component tested; — under component similar

Box 2 and 3 Manufacturer's name and location of plant where the components were manufactured and tested

Generic and detail specifications used during qualification program. Box 4

Box 5 Reference to test report(s) submitted in support of application.

Box 6 Enter details to identify the PID that was applicable at the time the qualification lot was manufactured.

Box 7 If the PID was evolved after qualification lot manufacture, adequate details of such evolution shall be provided together with

reasons for changes. Major changes shall be clearly marked.

Box 8 The box serves to identify the current PID and the Executive Representative that has verified it together with the date of this

Box 9 This box can be completed only after a physical visit to the plant to confirm that the practices, procedures, materials, etc. used

in manufacturing the components are as described in the PID. This survey shall be carried out in accordance with the requirements of ESCC Basic Specification No. 20200 and its findings shall be recorded.

Box 10 Details entered shall be sufficient to evidence that an evaluation program according to ESCC Basic Specification No. 22600

has been performed and that the results thereof are summarized in the survey and test reports. If the evaluation program has not been carried out according to established ESCC documents, the applicant Executive Representative shall provide alternative data and declare its assessed degree of satisfactory compliance with the ESCC basic requirements. Reference shall be made to the reports on Destructive Physical Analysis (DPA), Failure Analysis and Non conformance (NCCS) issued during

the Evaluation and/or Qualification Phase.

Box 11 Enter the name of the Executive Coordinator and the signature.

To be used when there is a need to expand any of the boxes from 1 through 10. Identify box affected and reference the Box 12 **Box 12**

in the relevant Box. Box 12 can be broken into 12a, 12b, etc. if several Boxes have to be expanded.

Box 13 Fill table as requested.

Fill in any additional tasks required to achieve full compliance. Box 14

Box 15

All Executive recommendations on the application itself, special conditions or restrictions, modifications of the QPL or ESCC QML entry, letters to the manufacturer, etc. shall be entered clearly in Box 15, signed by the ESA Representative.

Box 16 Fill in Table as requested.

Box 17 Confidential details of PID changes shall be provided.

State noncompliance with reference to specification(s) and paragraph(s). To simplify reference in Box 18 each nonconformance shall be sequentially numbered. If relevant state 'None' **Box 18**

Box 19 Any additional action deemed necessary by the Executive Representative to bring the submitted data to a standard likely to be accepted by the ESCC Executive should be listed herein or the reason(s) to accept the nonconformance.

Box 20 Additional Comments