

# Radiation Testing at System Level

---

Christian Poivey


09/03/2021

ESCCON 2021

- Scope
- TID System/Board Level Testing
  - Advantages and Disadvantages
- Single Event Effect System/Board Level Testing
  - Advantages and Disadvantages
- Conclusion



# System Level Testing, What Are We Talking About?






System Level Testing: Board(s) testing (breadboard or EM) or COTS unit

System/Board level testing is not a new technique (common practice in some ISS applications)

# Radiation Effects Testing – In a Nutshell

(Adapted from Muschitiello & Costantino, SERESSA 2018)



## Total Ionising Dose

## Displacement Damage

## Single Event Effects

Cumulative effect:  
Gradual global degradation of device parameter

Probabilistic effect:  
transient, permanent or static errors.




PERFORMANCE DEGRADATION  
as function of :

CROSS SECTION  
(=Probability of SEE occurrence )  
as function of:

Total dose [rad(Si)] [Gy(Si)] – **Co-60**

Fluence [p/cm<sup>2</sup>] – **protons**  
Displacement Damage Dose [MeV/g]

Linear energy transfer [MeV/mg/cm<sup>2</sup>] – **ions**  
Energy [MeV] - **protons**




Other irradiation test parameters:  
Dose rate [rad(Si)/s] [Gy(Si)]

Other irradiation test parameter:  
Proton Energy [MeV], Flux [p/cm<sup>2</sup>/s]

Other irradiation test parameter:  
Flux[p/cm<sup>2</sup>/s] , particle range [um]

Part Level  
Testing



Radiation data on parts  
(worst case bias)

PART	PARAM	AGING	RADIATION	
		Drift	Design Dose (Krad)	Drift
RH1014	Voffset	±0,1mV	100	±1,4mV
HS9-139 RH	Voffset	±0,1mV	100	±1mV
	I <sub>b</sub>	+1,8%		150nA
	Ioffset	±9%		±16nA
RH118W	GBWP	-4,4%	100	-10%
	Voffset	±0,2mV		±0,75mV
OP467F	Voffset	±0,2mV	15	1mV
	I <sub>b</sub>	+1,8%		1μA
	Ioffset	±9%		0,3μA
	Min Gain	+1,8%		0
PE9601	K <sub>φ</sub>	±2%	100	-
DAC08-498AF	INL	0%	60	±0,25LSB
	Full Range Current	0%		-0,555%
SOC 2N2907	β	-4,4%	70	-55%
	V <sub>BE</sub>	+1,8%		-55%

Worst-case analysis  
Estimation of function degradation



Design Validated

Board  
Level  
Testing



Measurement of  
Function(s) degradation

- DC-DC converters, oscillators,...







## Advantage


- Test time is reduced
- Parts are tested in application conditions

## Disadvantage

- Observability is reduced,
  - *Test up to failure level is recommended*
- Complicated test sequences
- Significant loss of RHA quality if sample size is low  
(1 board = 1 sample per device type in some cases)
  - *Maybe compensated with higher margins?*
- If a single part is changed, whole board may have to be tested again
- Results cannot always be used for another application
  - Component level is done for worst case bias condition
- Results come late in the design phase



## Component Level Testing




Measurement of SEEs cross-sections of each part used

SEE criticality analysis  
(analysis of function response to SEE in parts)

SEE rate calculation

## Board Level Testing



measurement of SEE cross sections

Observation of effects of SEE in parts to the function


SEE rate calculation

## Design Validated




In most cases one component is irradiated at a time even when several components on a board shall be tested

- Max beam area in common facilities is generally limited
  - ❑ Ions  $\sim 2 \times 2$  cm
  - ❑ Protons  $\sim 8 \times 8$  cm
- In flight, probability of hitting 2 components on a board at the same time is negligible
  - ❑ GCR flux  $\sim 4$  ions/s-cm<sup>2</sup>
- Irradiation test conditions vary in function of tested component (flux, fluence, LET,...)



**There is little gain in test and beam time when doing board level SEE testing**



## Advantages

- Board Testing allows testing in application conditions
  - ❑ Final design (FPGA, ASIC)
  - ❑ Application software (processors)
  - ❑ Test of mitigations (SEL, EDAC, TMR, scrubbing, SET filtering..)
  - ❑ Analog SETs


## Disadvantages

- Complicated test sequence
  - ❑ Test order, Different test programs per part,..
- Mitigated designs (ie TMR) can only be tested at low flux
  - ❑ Use of a lot of beam time
    - Can be improved with adaptation of setup (scrub frequency,...)
- Long testing (lot of parts) with often unexpected results
  - ❑ A single test campaign is often not enough to obtain complete and satisfactory results
- Test results for a part may not always be used for another application (ie. analog SETs)
- **Results come late in the design phase**

- Board level testing could guarantee a good quality of RHA when it is done right
  - Sufficient sample size and margin for TID
  - Ion and proton testing for SEE with sufficient statistics



- Board level testing is a risky approach
- A mixed approach between component level and board level could be the optimal approach
  - SEE board level testing to test ASICs, FPGAs in their final design, and processors or SoCs with their application software is essential





- “RADSAGA System-level Testing Guideline for Space Systems,” CERN Publication, EDMS 2423146, 2020



- “Board Level Proton Testing Book of Knowledge for NASA Electronic Parts and Packaging Program,” S. Guertin & al., JPL Publication 17-7 11/17, <http://nepp.nasa.gov>
- “Guidelines for SEE Testing of COTS Electronics Using Proton Board Level Testing,” S. Guertin & al., NASA WBS: 724297.40.49 , <http://nepp.nasa.gov>

# Back-up slides

---



SN74LVC2G34DRLR (PbF)	1&2	μ	16	SET/SEL	Program 7	A
NDS355AN	1&2	H	23	SEB/SEGR	Program 7	A

**Program 1: Star tracking using external CHU with stimulator on Port-B**

The instrument is connected to a CHU with a star stimulator. The instrument operates in a stimulator update mode.

Special probes included in test software:

- The debug output of ECC\_MONITOR is enabled in order to get extended information of RAM bitflips.
- The exception handling is set to debug output (to log information of trapped SEUs) by removing the assembler flag (EXCP\_BOOT)
- The watchdog timeout is decreased to 2s to enable rapid recovery after a trapped SEU.

S-102T(PbF)	1&2	P	17	SEB/SEGR	Program 1	B
S-301T(PbF)	1&2	P	18	SEB/SEGR	Program 1	B

**Program 2: Power cycling the instrument**

This test focuses on the events taking place while the instrument is starting up. It includes reading from the PROM (containing the bootstrap and safe-mode software) and the FLASH (containing the application mode software). During the irradiation, the instrument is automatically rebooted continuously. After irradiation, the instrument is subjected to a final reboot to confirm the final state.

Special probes included in test software:

- Upon transmission of an attitude packet, a call to handleBootTC() is inserted. This gives the system ample time to power up and send the two power up reports. Typically, 1 or 2 housekeeping packets will also appear before the restart (power up reports).
- The exception handling is set to debug output (to log information of untrapped SEUs) by removing the assembler flag (EXCP\_BOOT)

SI4963BDY-T1-E3 (PBF)	1&2	P	20	SEB/SEGR	Program 2	B
-----------------------	-----	---	----	----------	-----------	---

**Program 4: Verifying telemetry quality**

This test verifies primarily the line driver. It is activated continuously during the irradiation using memory dump, and the performance results can be assessed from the number of checksum errors. In order to maintain maximum statistics, the telemetry packet size is set to very low. The debug channel is furthermore configured to MIRROR to get maximum statistics (only possible for the Maxim driver circuits). Since attitude determination is not required, the startup mode is set to STANDBY.

Special probes included in the test software:

- The exception handling is set to debug output (to log information of trapped SEUs) by removing the assembler flag (EXCP\_BOOT)
- The watchdog timeout is decreased to 2s to enable rapid recovery after a trapped SEU.
- The telemetry packet size is changed to 100 bytes (~75 bytes of memory data).

FIN1031MX	1&2	C	21	SEL/SEFI	Program 4	B
-----------	-----	---	----	----------	-----------	---



# TID Board Level Testing - Example

