

ALTER



SiCRET

Silicon **C**arbide **R**eliability **E**valuation for
Transport

An end user driven project

Contribution to study of dynamic effect on SiC MOSFETs

Presentation for ESCCON 2023 – Olivier Perrotin

March 8th, 2023

Agenda.

- **SiCRET Project – presentation & Objective**
- **GSS Investigation – Screening DoE**
- **GSS Investigation – Results**
- **GSS Investigation – Conclusion + Next Steps**



SiCRET Project

Presentation and Objective


SiCRET *An end user driven project*

Silicon **C**arbide (MOSFET) **R**eliability **E**valuation for **T**ransport

End-user oriented project focused on

- **Test for SiC** : Definition of test procedures and methodologies adapted to user mission profiles (**dedicated SiC technology qualification**)
- **Design for SiC** : Establishment of mitigation solution (with respect to end-user MP) such as design recommendation (e.g. Derating rules for safety margins, etc.)

Context



- Future electrification technologies require drastic improvements of power electronics. **SiC MOSFET are key enablers.**
- Reliability/ lifetime are mandatory for SiC adoption
- Convergence of applications / high reliability requirements
- Strong investment of industry is necessary to adapt qualification approach and design rules




~ 5.3 M€ (ANR*)

*ANR: French National Research Agency




36 months (May 2020 to Apr 2023)

Project members and partners



Reliability Test Plan: Synopsis

Optimization Methodological Approach (costs-effectiveness)



Medium Voltage Reliability Test Plan

Optimization Methodological Approach (costs-effectiveness)

Investigation phase: Main Stressor definition

**Reliability phase: Aging models
End of life estimation**

Investigation Phase





Reliability Phase (up to max 4000h)

Jan. 2021

August 2022

Sept 2021

Ap. 2023



* Gate Switching Stress (See JEP195)

**Inverter Test with Accelerate Switching Condition

« REL » → above usual qualification time, up to EoL or degradation to derive ageing law



GSS Investigation

A single Screening DoE

GSS test conditions – Screening DOE

Same DoE for each Manufacturer

Device Selection:

- Trench and Planar technologies
 - DUT A: Trench
 - DUT B: Planar
 - DUT C: Trench
 - DUT D: Planar
- Last SiC Mosfet generation available in 2020/2022
- TO-247-3L package
- Automotive Grade version
- Range caliber: 1200V, ~30 A, ~75 mΩ

Investigation Test duration: 85h (1.53E+11 cycles @500 KHz)

Remote interim Readouts: 4h, 23h, 45h, 65h

Process Control:

1 – Power ON:


- a: Start Power and signals
- b: Increase temperature (individual heaters)

2 – Power OFF:

- a: Decrease temperature
- b: Power Off after 15 minutes ($T^{\circ} < 55^{\circ}\text{C}$)

3 – Perform electrical measurements after 1 h

4 – Restart Power ON before 4 h.




GSS ALTER test bench

Programmable GSS test bench

Bias boards with individual drivers and individual heaters

Example Signal on 1 position
(-10V/+22V ; 500kHz ; 80%)



6x 12 positions.

Individual programmable signals:

- Frequency from 1 KHz to 2 MHz
- Duty cycle from 20% to 80%
- OFF time selection

Temperature from Room to +200°C


Clock generation (FPGA based)

GSS test conditions - DOE

Same DoE for each Manufacturer

Glossary (from datasheet):

- Vgs,on: Recommended turn-on gate voltage
- Vgs,off: Recommended turn-off gate voltage
- VgMax: Max positive transient voltage
- VgMin: Min negative transient voltage
- VgsAv: Average value between VgsMin and Vgs,OFF



HTGS DoE	Gate voltage	Temperature	Frequency	Duty cycle	Qty
Condition 1	Vgs,off / Vgs,on	25°C	500 kHz	20%	3
Condition 2	VgsMin / Vgs,on	25°C	500 kHz	20%	3
Condition 3	VgsMin / VgsMax	25°C	500 kHz	20%	3
Condition 4	Vgs,off / Vgs,on	25°C	500 kHz	80% (*)	3
Condition 5	VgsMin / Vgs,on	25°C	500 kHz	80% (*)	3
Condition 6	Vgs,off / Vgs,on	125°C	500 kHz	20%	3
Condition 7	VgsMin / VgsMax	125°C	500 kHz	20%	3
Condition 8	Vgs,off / Vgs,on	175°C	500 kHz	20%	3
Condition 9	VgsMin / Vgs,on	175°C	500 kHz	20%	3
Condition 10	VgsMin / VgsMax	175°C	500 kHz	20%	3
Condition 11	Vgs,off / VgsMax	175°C	500 kHz	20%	3
Condition 12	VgsAv / Vgs,on	175°C	500 kHz	20%	3


Note (*): DC = 80% means 80% ON, 20% OFF

V_{th} Characterization

Preconditioning protocol definitions


Main DC parameters used as indicator: $V_{GS(th)}$, $R_{DS(on)}$, V_{Hyst} , $BVDSS$, V_{sd} , I_{dss} , I_{gss} , C_{gs}

V_{th} measurement @ $I_d = 1$ mA




Unipolar

JEDEC JEP183



Bipolar

ALTER





GSS Investigation Results





GSS : Vth (1mA) drift

DUT A – Trench

DUT B - Planar


DUT C - Trench

DUT D - Planar




GSS : VthSicret (1mA) drift


DUT A – Trench




DUT B - Planar



DUT C - Trench




DUT D - Planar



GSS : RDSON (20A) drift


DUT A – Trench

Device A - HTGS - Average Drift RDSON




DUT B - Planar

HTGS - Average Drift RDSON




DUT C - Trench

Device C - HTGS - Average Drift Rdson



DUT D - Planar

HTGS - Average Drift Rdson





Investigation Screening GSS Conclusion & Next steps

Conclusion

1 - Stressors impact is manufacturer / technology dependent

2 - Main stressors for V_{th} drift:

- V_{gs} Min value (common to all devices)
- Temperature
- V_{gs} Max Value
- Relation between V_{gsmin} and V_{gsmax}
- Relation between V_{gs} values and Temperature

Temperature influence cannot be neglected for some references.

In applications when the device switches, it is usually at a higher temperature than ambient temperature
Perform a standard test @Room temp or High temperature only is not sufficient to cover all V_{th} drift.

Excepted V_{gsMin} , No common stressor observed between manufacturer / technology.

Next steps

Reliability **GSS** tests are On-Going up to $1E+13$ number of cycles on DUT C and D (DUT A & B performed)

→ Objective: Build lifetime models

Reliability **HTGB** tests are On-Going up to 2000h on DUT C and D (DUT A & B performed)

→ Objectives:

- Build lifetime models
- Determine BTI (Bias Temperature Instability) effect on **GSS** test results

References

1 – IRT Whitepaper: “*Silicon Carbide Mosfet Gate Switching Instability – The quest of most relevant stressors*” will be publish soon.

2 – JEDEC Publications

→ JEP183: “*Guidelines for Measuring the Threshold Voltage (V_T) of SiC MOSFETs*”

→ JEP195: “*Guideline for Evaluating Gate Switching Instability of Silicon Carbide Metal-Oxide-Semiconductor Devices for Power Electronic Conversion*”

Thank you!



ALTER



March 8th, 2023