



ESCC9030 Qualified Space Grade FPGA's & Processors EU supply chain

STMicroelectronics & CNES



Agenda

1 Rennes Site

2 Space grade packaging for
FPGAs and processors

3 Assembly line qualification

4 ESCC9030 Qualification

5 Conclusion & perspectives



STMicroelectronics Rennes Space ID Card

45 Years committed to Space Business

The only **Competence Center** within the ST group 100% dedicated to ST's High-Reliability parts portfolio

The first **Component Manufacturer** ever qualified by the European Space Agency

One “**non-US Company**” to be “QML-V RHA” qualified by DLA for Integrated Circuits



STMicroelectronics Rennes Space ID Card

45 Years committed to Space Business

Over 45 years commitment to Space

- Mature ESCC and QML-V qualified products
- State-of-the-art assembly facility
- Range of proprietary rad-capable technologies
- Industry longest product lifetime
- Millions of flying years without failures

Class 1 Fab


- ISO5 Clean room for assembly
- State of the art equipment
- Upgraded processes and methods
- Strong space class1 packaging knowledge
- Wire bonded and Flip Chip technologies

Wide range of proprietary technologies

- From planar discrete transistor to CMOS 28nm

Capacity for small to medium volume

- Fully dedicated to space business
- Total installed capacity : 600 ku / year
- 20 to 24 weeks typical leadime





STMicroelectronics Rennes Space ID Card

45 Years committed to Space Business



life.augmented

Space Grade FPGAs and Processors

NG-Ultra

The European rad-hard SoC + FPGA suitable for future space applications


ESCCON 2023

Initiated by **CNES**, collaboration between Airbus & TAS to develop a European Chip by H2020
NanoExplore owns and commercialize the product manufactured by **STMicroelectronics**
and Qualification is supported by **CNES, ESA** and **EU**


NG-Ultra = SoC + FPGA



Horizon 2020 was the EU's research and innovation funding programme from 2014-2020



Thermally Enhanced Flip Chip BGA EU Supply chain



Silicon from Crolles Wafer Fab

EWS and Final test in Grenoble



Assembly in Rennes new dedicated line

Wafer Fab

EWS

Packaging

Final Test & screening



Thermally Enhanced Flip Chip BGA EU Supply chain

Space packaging challenges similar to Automotive one

Electrical Performances : High count bumps (10 to 20k) and High operating frequency (MHz to 28 GHz)

Typical mission Profile	Automotive Grade 0	Space
Ambient temperature operating range	- 40 °C / +150 °C	- 40°C / + 105 °C
Reliability thermal cycling	- 55 °C / +150 °C 2000 cycles	- 55 °C / + 125 °C 1500 cycles
Reliability high temperature storage	+ 150 °C 2000 h + 175 °C 1000 h	+ 150 °C 2000 h
Board level - Reliability thermal cycling	- 40 °C / +125 °C 1000 to > 4000 cycles	- 55°C / + 85°C 1500 cycles
Board level - Vibrations	20 G 10 to 2000 Hz, ≥ 94 h	20 G 20 to 200 Hz, ≥ 48 min

Thermal Management : High dissipation (up to 60W)

Reliability : Material delamination, Cracks & Voids, Package warpage, Board level reliability

ISO5 Clean room

BEM&T Rennes – ASIC FC line

Main assy steps

Back Grinding

Laser Groove

Saw

SMD

FC

UF

Lid Attach

Ball Attach

Equipment & capability

300mm
Down to 300µm



300mm
Ablation



300mm
Dual Cut



Screen Printing
& Chip Shooter
SMD down to 01005



Pick&Place (+/- 7µm)
Reflow
Flux Cleaning




Surface preparation
Dispense
Curing



Double Dispense
Pick&Place
Curing



Flux & Ball
Reflow
Flux Cleaning



Specific Metrology



X-Ray



SAM

Assembly Line Qualification


Qualification program

- Select and set-up robust materials and process parameters (Corner lots)
- Assemble derisking lots with these set-ups and parameters
- Run extended qualification plan to assess package robustness and reliability
- Assess tin whiskers grow risk

Reliability Test Set

- Temperature Cycling (-55°C/+125°C)
- Unbiased Highly Accelerated Stress Test (85%RH/85°C/230kPa)
- High Temperature Storage (150°C – 500hrs steps up to 2500hrs)
- Mechanical shocks & Vibrations (TM 2002 cond. B & TM 2007 cond. A)


Potential Failure Modes



Assembly Line Qualification & Monitoring


Material screening

Proc	Cleaning	LED	Qty	Process variations	Other Process variations	Defect observations (See CID) During after shear test Geometry, location, type of defect (Refer to annex sheet)	TS (Data)	MEL+100TC	MEL+100TC	
A	Water	1-ULTRA	7	PROCESS B (REFERENCE)		2) Square zone Die type C & D	911	913	913	
	Water	10-V760	10			2) Random Die type C & D	914	914	914	
	Water	100-V760	11		Plasma C	2) Random Die type C & D	914	913	914	
	Cl. Agent 10%	5-ULTRA	10			0 defect visible @ 20x, 30x	914	914	914	
	Cl. Agent 20%	36-V760	8			2) Random Type D	912	913	913	
	Cl. Agent 20%	66-V760	8			1) Square zone Type D	912	913	913	
B	Cl. Agent 10%	2-ULTRA	10	PROCESS A (REFERENCE)		1) Center Type E	916	916	915	
	Cl. Agent 20%	4-ULTRA	10		Limited dipping time	1) Square zone Type D	912	914	914	
	Cl. Agent 20%	9-ULTRA	12		Die 300-4000 out of dry box	1) Square zone Type D	912	913	917	
	Cl. Agent 20%	7-ULTRA (REFERENCE)	9			1) Square zone Type D	912	913	914	




Design Of Experiment

Visual Inspection




Corner Lots

(Hot) Shear Test




X-Ray Inspection

C-SAM



Parallel Polishing

Contact Angle












Chemical Delid

ULTRA Product Qualification under ESCC9030





- PID issued
- Evaluation and qualification plan agreed with CNES & ESA
 - Chart F2
 - SAM 100% done on qualification lots instead of sampling
 - Chart F3
 - Reduced Burn-in as anticipated at wafer level
 - Radiography : deep analysis done. Inspection flow modified in agreement with CNES & ESA

- Construction analysis




ULTRA Product Qualification under ESCC9030


ESCC 2269030 – Evaluation flow



ESCC 9030 – Qualification Flow




Extended qualification





All criteria fulfilled

Thermomechanical challenges

Thermal Management




Coplanarity




Tin Whiskers Growth

Tin usage in ULTRA product

- Solder bumps & Substrate finishing



- Space qualified surface mount capacitors



0603 Capacitors, Miniature, High-Capacity, Surface Mount, Fine Ceramic Dielectric(J2040/M105), High Reliability, Space Use




(JAXA-QTS-2040/M105C)

- Balls : Eutectic SnPb

JESD201 Class2 criteria

Test	Test duration	Max length (µm)	Result
Initial state	-	26	Pass
Thermal cycling -40/+85°C	1000 cycles	30	Pass
	1500 cycles	30	Pass
Temperature / humidity storage 30°C / 60%RH	2000 hours	No whisker found	Pass
	3000 hours	No whisker found	Pass
	4000 hours	10	Pass
High temperature / humidity storage 55°C / 60%RH	2000 hours	26	Pass
	3000 hours	10	Pass
	4000 hours	20	Pass



Continental LY TEST REPORT
N°: 230309LY-EPR2952 V1.0
Released 07/09/2023

1 avenue Paul Ourliac,
B.P 83649
31036 Toulouse Cedex 1
France


Qualification Laboratories

Project Name	New capacitor validation	Quality Automotive / AUTOMOTIVE QUALITY LABORATORIES TOULOUSE / QL TLS
Test Requester	Donato PERRICA	
Purpose	External plant request	Project code AQL-2021-2239

TEST DESCRIPTION
STMICROELECTRONICS_CAPACITORS TYPE COMPONENTS_WHISKERS INSPECTION AFTER THERMAL SHOCKS

CONFORMITY LEVEL
 PASS FAIL NOT RELEVANT

Conclusion & Perspectives




Higher
Thermomechanical
Performances



27x27 & 35x35
TEFCBGAs

SiP assembly
capability



Qualified TEFCBGA line
First ESCC9030 Qualified product

Our technology starts with You



Find out more at www.st.com

© STMicroelectronics - All rights reserved.

ST logo is a trademark or a registered trademark of STMicroelectronics International NV or its affiliates in the EU and/or other countries.

For additional information about ST trademarks, please refer to www.st.com/trademarks.

All other product or service names are the property of their respective owners.



life.augmented