ESCC

APPLICATION FOR ESCC QUALIFICATION APPROVAL

Component Title:

Integrated Circuits, Silicon, Monolithic, Radiation-Hardened 32-bit ARM Cortex-M7 Microcontroller (SAMRH707)

Page 1 Appl. No.

		Executive Member:	CNES				Date:	12/05/20	25		393	
Components (including	g series and families)	submitted for Qualificat	tion Approval									1
ESCC COMPONENT. NO.	VARIANTS	OMPONENTS	6	BASED ON)	TEST VEHICLE / S			COMPONENT SIMILAR		Т	
9512/008	01	Monolithic, Radiati	Integrated Circuits, Silicon Monolithic, Radiation-Hardened 32- bit ARM Cortex-M7 Microcontroller			SAMRH707 - ATMX150RHA technology		SAMRH707 CQFP-164				
Component Ma MICROCHIP TECHNO	<u> </u>	LA CHANTRERIE BP70602 44306 NANTES C		-		General Issue Detail Issue	11	SCC9000	d for Qu	alificatio	on	4
Qualification Report R			5	PID u	used for manuf	facturing	g Qualificatio	on Lot				6
Date: 01/02/20				Ref N Issue Date:	: 0	00041 04/2025	i					
PID changes since sta	art of qualification	7	Current P			NES						8
None 🗵						Name	of Executiv	e Represen	ntative		='	
Minor* □	(* Details not publishe	ad provided in	Ref No:			SAMF	RH707 PID (0041				
	confidential annex 2.)		Issue			0						
			Date			03/04	/2025					
Current Manufacturing												9
	a) ESA (S. Hernandez	<u>z) </u>	16/10/202									
(Name of Executive R	esponsible)		(Date)									
Report Re		D FCCC OMI aumoni M	OUD 464000	م م								
Satisfactory:	Yes ⊠	R-ESCC QML survey M No E	Explain	z4.pui								
Quality and Reliability	Data											10
Evaluation testing per	formed Yes	⊠ No □			ailure analysis vailable	, DPA, I	NCCS	Yes	\boxtimes	No		
Report Ref. No.:		Date:		(s	supply data)							
Equivalent Data:	Single Phase Qualif	fication applies										
Certification:												
				R	tef Nos. and pu	urpose:						
				C	construction an ERMA 24-256	alysis re 0-100_2	eports done 240716.pdf (by MCHP/S (July 16th, 2	SERMA: 2024)			
				- 1								

Component Title: Radiation Tolerant Arm Cortex-M7 Microcontroller (SAMRH707)

Page 2 Appl. No.

11

12

Executive Member:

CNES

12/05/2025 Date:

he undersigned hereby certifies on behalf of the ESCC Executive, that the above information is correct;
nat the appropriate documentation has been evaluated; that full compliance to all ESCC requirements is evidence
xcept as stated in box 13; that the reports and data are available at the ESCC Executive and therefore applies for ESCC qualification status to be
iven to the component(s) listed herein.

Fontai Signature numérique de Fontaine Lya Date: 12/05/2025

L. FONTAINE ne Lya Date: 2025.05.12 (Signature of the Executive Coordinator)

Continuation of Boxes above: (Only non-confidential comments)

Qualification Package SAMRH707 - QP_SAMRH707.pdf (Rev C)

SAMRH707 ESCC QPL - submission 2025-02 rev1.pptx

RAD-SAMRH707.pdf 2022-EC-1037_TID ELDRS report SAMRH707_rev2.0.pdf

Construction analysis reports done by MCHP/SERMA: SERMA 24-2560-100_240716.pdf (July 16th, 2024)



Component Title:

Integrated Circuits, Silicon, Monolithic, Radiation-Hardened 32-bit ARM Cortex-M7 Microcontroller (SAMRH707)

Page 3
Appl. No.

Executive Member: Date: 393 13 Non compliance to ESCC requirements: No.: Specification Paragraph Non compliance Additional tasks required to achieve full compliance for ESCC qualification or rationale for acceptability of noncompliance: 14 Executive Manager Disposition 15 Application Approval: Yes X No Action / Remarks: Date: 26/06/2025 A.Zadeh: Head of the Avionics and EEE Division



Component Title: Integrated Circuits, Silicon, Monolithic, Radiation-Hardened 32-bit
ARM Cortex-M7 Microcontroller (SAMRH707)

Executive Member: Date:

Page 4
Appl. No.

393

16

ANNEX 1: LIST OF TESTS DONE TO SUPPORT QUALIFICATION

Tests conducted in compliance with:

ESCC 9000 generic specification; Chart F4 (for ESCC/QPL parts);

Or PID-TFD (for ESCC/QML parts)

Tests vehicle identification/description:

SAMRH707 CQFP-164 The SAMRH707 is a high-performance microcontroller based on the 32-bit Arm Cortex-M7 RISC processor with Floating Point Unit (FPU). The device operates at a maximum speed of 50 MHz and features 128 Kbytes of Flash, 16 Kbytes of dual-cache memory, more than 320 Kbytes of embedded SRAM (128 Kbytes of DTCM memory, 64 Kbytes of ITCM memory, and 128 Kbytes of multiport SRAM), 128 Kbytes of ROM with bootloader firmware pre-installed and external memory interfaces for EEPROM, Flash, and SRAM. All memories include embedded Error Correction Code (ECC) protection.

The peripheral set includes two CAN-FDs, up to four FLEXCOMs (USART/UART/SPI/I2C), SpaceWire and Mil-Std-1553 links, as well as high-performance SHA, TRNG, CRCCU, ICM, and PCC. It also includes a 12-bit ADC (16 channels) and a DAC (three channels, with two single-ended, and one differential).

Detail Specification reference:

9512/008 issue 1 Draft A



Component Title:

Integrated Circuits, Silicon, Monolithic, Radiation-Hardened 32-bit ARM Cortex-M7 Microcontroller (SAMRH707)

Executive Member: Date:

Appl. No.

16

Page 4

Qualification results - Environmental/Mechanical subgroup

The SAMRH707 is part of the package family "Flat-Substrate CQFP":

(SubGroup 1 - Assy/Pack reliability tests - Not required - Included in the ATMX150RHA qualified domain)

	SAMRH707 (JAGUAR)	MMT assy line - qualified domain
Flat-substrate Package	R-CQ164-B	Up to CQFP352
Seam welded Lid	23.7 * 23.7 mm²	Up to 31.2*31.2 mm²
Die size	190 mm²	Up to 219 mm ²
Die attach	JM7000	JM7000
Bonding	Ultrasonic wedge, AlSi 25 μm	Ultrasonic wedge, AlSi 25 and 32 μm



Environmental/Mechanical subgroup, required by ESCC every 2-years, is done every 26-weeks per package family.

In addition to monitoring, a specific SubGrp1/GrD has been performed on these assembly lots.

Chart F4	Test	Tick when done	Conditions	Assembly lot datecode	Tested Qty per lot	No. of Rejects	Comments if not performed. Comments on Rejection
	Thermal Shock		MIL-STD-883. Test Method 1011B		15	0	15 shocks
	Temperature Cycling		MIL-STD-883. Test Method 1010C		(15)	0	100 cycles
	Moisture Resistance		MIL-STD-883, Test Method 1004	A5XJ7A264M	(15)	0	
Environmental/Mechanical Subgroup	Intermediate and End-Point Electrical Measurements		3 Temperature Electrical Test	DC2350	(15)	0	Device specification
al Sub	Seal (Fine and Gross Leak)	\boxtimes	MIL-STD-883, Test Method 1014		(15)	0	
chanic	Visual Inspection	\boxtimes	MIL-STD-883, Test Method 2009	A5XJFA264P	(15)	0	
tal/Me	Mechanical Shock		MIL-STD-883, Test Method 2002B	DC2404	15	0	5 pulses
nment	Vibration		MIL-STD-883, Test Method 2007A		(15)	0	12 sweeps
Enviro	Constant Acceleration		MIL-STD-883, Test Method 2001E		(15)	0	Y1
_	Intermediate and End-Point Electrical Measurements	×	3 Temperature Electrical Test	A5XJGA264Q DC2407	(15)	0	Device specification
	Seal (Fine and Gross Leak)		MIL-STD-883, Test Method 1014		(15)	0	
	Visual Inspection		MIL-STD-883, Test Method 2009		(15)	0	



Component Title:

Executive Member:

Integrated Circuits, Silicon, Monolithic, Radiation-Hardened 32-bit ARM Cortex-M7 Microcontroller (SAMRH707)

Date:

Page 5 Appl. No.

Endurance subgroup

Note:

Life-Test is done on each wafer lot.

For initial qualification, Life-Test has been extended up to 4000 hours/125°C/Vccmax.

No seal test has been performed after Life-Test.

Chart F4	Test	Tick when done	Conditions	Diffusion Lot Assembly lot Date code	Tested Qty per lot	No. of Rejects	Comments if not performed. Comments on Rejection
d	Operating Life-Test		MIL-STD-883, Test Method 1005	DM92M.1 A5XJ7A264M DC2350	45	0	4000 hrs/Vccmax/125°C
Endurance Subgroup	Intermediate and End-Point Electrical Measurements	×	Intermediate and End-Point Electrical Measurements in the Detail Specification	DM9Q6.1 A5XJFA264P DC2404 DM9Q7.1 A5XJGA264Q DC2407	(45)	0	

Assembly/Packaging capability is verified on each assembly lot.

- Solderability test, required by ESCC, is done on each assembly lot.
- Terminal strength test, required by ESCC every 2-years, is done every 26-weeks per package family.

Chart F4	Test	Tick when done	Conditions	Lot / Date Code	Tested Qty per lot	No. of Rejects	Comments if not performed. Comments on Rejection
	Marking Permanency		MIL-STD-883, Test Method 2015		3#	0	
Subgroup	Bond Pull tests		MIL-STD-883, Test Method 2011	A5XJ7A264M	4#	0	22 wires
	Substrate attach strength	\boxtimes	MIL-STD-883, Test Method 2027	DC2350	3#	0	
Capability	Internal Visual Inspection		MIL-STD-883 Test Method 2010A	A5XJFA264P DC2404	2#	0	
	Solderability test		MIL-STD-883 Test Method 2003	A5XJGA264Q	3#	0	22 leads
Assembly	Terminal strength test		MIL-STD-883 Test Method 2004 B2	DC2407	3#	0	45 leads
	Internal gas analysis	\boxtimes	MIL-STD-883 Test Method 1018		3#	0	

Chart F4	Test	Tick when done	Conditions	Date Code Diffusion Lot	Tested Qty	No. of Rejects	Comments if not performed. Comments on Rejection
	HBM ESD	×	MIL-STD-883 Test Method 3015	DKTMSA289N DC2229 A5XHGA2AFV DC2238 A5XHJA2AG8 DC2240	3#	0	Ok up to 250V Class 1A
	CDM ESD	×	ANSI/ESDA/JEDEC JS-002	DKTMSA289N DC2229 A5XHGA2AFV DC2238 A5XHJA2AG8 DC2240	3#	0	Ok up to 750V Class C2b
al Tests	Electrical latch-up	\boxtimes	JESD78	DKTMSA289N DC2229 A5XHGA2AFV DC2238 A5XHJA2AG8 DC2240	6#	0	2 parts tested/lot Current injection 100mA, Overvoltage 1.5*Vccmax, Class I: 25°C ambient
Additional Tests				A5XJA264N DC2350	6#	0	Current injection 100mA, Overvoltage 1.5*Vccmax, Class II: 125°C ambient
	TIP		MIL-STD-883 Test	Wafer Lot	27#	0	TID no NVM Ok 150 krad(Si) (22 ON and 5 OFF parts)
	TID	Method 1019	Method 1019	DM92M.1 DM9Q6.1 DM9Q7.1	27#	0	TID with NVM Ok 30 krad(Si) (22 ON and 5 OFF parts)
	SEL		JESD57,	Wafer Lot	4#	0	SEL LET threshold > 78 MeV.cm²/mg.
			ESCC25100	DM92M.1	3#	0	Note: For SEU, refer to "RAD- SAMRH707.pdf" rad test report

ESCC

APPLICATION FOR ESCC QUALIFICATION APPROVAL

Component Title: Integrated Circuits, Silicon, Monolithic, Radiation-Hardened 32-bit ARM Cortex-M7 Microcontroller (SAMRH707)

Executive Member: Date:

Page 7
Appl. No.

NOTES ON THE COMPLETION OF THE APPLICATION FORM FOR ESCC QUALIFICATION APPROVAL

EN	TDI	=0
	1 1	⊏೨

Form Heading shall indicate:— the title of the component as given in its detail specification or the name of the series or family; — the entering

date; - the serial number and the suffix of the form.

Box 1 shall provide details given in table; in particular there shall be listed - the variants or range of variants; the range of components

by using the ESCC code for values tolerances, etc.; the designation given in detail specification as 'based on'; ---under Test Vehicle enter either a cross or the specific characteristic capable to identify the component tested; — under component similar

enter a cross

Box 2 and 3 Manufacturer's name and location of plant where the components were manufactured and tested.

Box 4 Generic and detail specifications used during qualification program.

Box 5 Reference to test report(s) submitted in support of application.

Box 6 Enter details to identify the PID that was applicable at the time the qualification lot was manufactured.

Box 7 If the PID was evolved after qualification lot manufacture, adequate details of such evolution shall be provided together with

reasons for changes. Major changes shall be clearly marked.

Box 8 The box serves to identify the current PID and the Executive Representative that has verified it together with the date of this

occurrence

Box 9 This box can be completed only after a physical visit to the plant to confirm that the practices, procedures, materials, etc. used

in manufacturing the components are as described in the PID. This survey shall be carried out in accordance with the

requirements of ESCC Basic Specification No. 20200 and its findings shall be recorded.

Box 10 Details entered shall be sufficient to evidence that an evaluation program according to ESCC Basic Specification No. 22600

has been performed and that the results thereof are summarized in the survey and test reports. If the evaluation program has not been carried out according to established ESCC documents, the applicant Executive Representative shall provide alternative data and declare its assessed degree of satisfactory compliance with the ESCC basic requirements. Reference shall be made to the reports on Destructive Physical Analysis (DPA), Failure Analysis and Non conformance (NCCS) issued during

the Evaluation and/or Qualification Phase.

Box 11 Enter the name of the Executive Coordinator and the signature.

Box 12 To be used when there is a need to expand any of the boxes from 1 through 10. Identify box affected and reference the Box 12

in the relevant Box. Box 12 can be broken into 12a, 12b, etc. if several Boxes have to be expanded.

Box 13 Fill table as requested.

Box 14 Fill in any additional tasks required to achieve full compliance.

Box 15 All Executive recommendations on the application itself, special conditions or restrictions, modifications of the QPL or ESCC

QML entry, letters to the manufacturer, etc. shall be entered clearly in Box 15, signed by the ESA Representative.

Box 16 Fill in Table as requested.

Box 17 Confidential details of PID changes shall be provided.

Box 18 State noncompliance with reference to specification(s) and paragraph(s). To simplify reference in Box 18 each

nonconformance shall be sequentially numbered. If relevant state 'None'

Box 19 Any additional action deemed necessary by the Executive Representative to bring the submitted data to a standard likely to be

accepted by the ESCC Executive should be listed herein or the reason(s) to accept the nonconformance.

Box 20 Additional Comments