Carbon nanotube based transistor: high frequency performance and applications



<u>H. HAPPY</u>

Institute of Electronic Microelectronic and Nanotechnology

ESA Workshop: Round table on micro/nano technologies for space A. LE LOUARN, IEMN
G. DAMBRINE, IEMN
V. DERYCKE, CEA
J.P. BOURGOIN, CEA







- □ Nanotubes based-transistors technology: Status
- □ Nanotubes based-transistors HF performance: Status
- □ Microwave measurements of CNTFET:problematic
- $\Box \text{ High } f_T \text{ CNTFET}$
- Conclusion and perspectives





CNT for transistor: Why?

Conduction	Metallic or semiconducting
Energy gap	Eg [eV] = 0.9/d[nm]
Electrical transport	Ballistic, $\lambda_{\epsilon} > 1 \ \mu m$
Maximum current density	10 ¹⁰ A/cm ²
Diameter	1 - 50 nm
Length	Up to mm
Thermal conductivity	6000 W/(Km)
Young Modulus	Ca 1 TPa
Fermi Velocity	8 10 ⁵ m/S



Robert Chau, Intel Proc. Proc. of DRC 2006

□ The CNTs open many prospects for applications in the field of electronics in term of integration, and new functionalities;

□ their electronic (electron/hole transport) and mechanical properties open ways for low cost high performance electronics (for instance electronic on flexible substrate).





CNTFET for HF: Why ?

Theoretical HF performance







P. Burke AC performance of nanoelectronics: towards a ballistic THz nanotube transistor; Solid-State Electronics 48 (2004) 1981–1986





Some conditions for the development of CNTs in electronics

- □ Material control (diameter, length, SC vs M)
- □ Hybridation onto CMOS or with flexible electronics technologies
- Development of cheap handling techniques











Figure 3. Oriented growth of SWNTs. (a) Aligned suspended SWNTs grown in an electric field. (b) Aligned SWNTs grown on SiO₂ substrate in an electric field. (c) Aligned SWNTs grown by PECVD on crystalline quartz substrate and aligned along the quartz crystal lattice.

G. Zhang et al. / Proc. of IEDM 2006 Stanford University, Stanford CA 94305, U.S.A;

Localized growth



Mirkin, Smalley, Schatz et al PNAS 2006

Wet self-assembly techniques





Some conditions for the fabrication of CNT-basedtransistors for High frequency transistors

$$f_{T} \approx \frac{n}{2\pi R (nC + C_{p})} \quad with \quad R = \frac{h}{4e^{2}} + 2R_{c} > 6k\Omega$$
$$C \approx few \ aF; \quad C_{p} \approx few \ fF$$

R=10kΩ Ci=10 aF



Strong influence of parasitic

Parallelization seems to be the solution to increase the current level and to screen the parasitic...

Needs technological improvements in term of:

CNTs placement

SC/Metal Separation

CNTs placement by di-electrophoresis process:



NW illustration



FIG. 1. (Color online) (a) "Cross" gap defined by four rectangular electrodes. (c) The diagonal pairs of electrodes are electrically connected, and between the pairs an ac voltages is applied. Calculated electric field lines and equipotential contours in color are shown in (a) for the central region and (e) away from the central region. The actual assemblies of nanowires under $V_{\rm ac}$ =5 V and f=1 MHz are shown in (d) with the enclosed areas enlarged in (b) and (f).

FIG. 2. (Color online) Photographs of nanowire assemblies under electric fields of (a) 2 V dc; [(b) and (d)] 10 kHz, 7.5 V ac; [(c) and (e)] 0.5 MHz, 7.5 V ac.

D. L. Fan et al. Appl. Phys. Lett. **89**, 223115 2006 *Johns Hopkins University, Baltimore, USA*





CNTs placement by Langmuir Bloddget method



G. Zhang et al. / Proc. of IEDM 2006 Stanford University, Stanford CA 94305, U.S.A;



Figure 5. Langmuir bloddget LB assembly of SWNTs. (a) A photo of a LB trough. Inset: a SWNT suspension in DCE. (b) A SEM image showing a patterned SWNT LB film on SiO₂. (c) A zoom-in AFM image of SWNTs LB film in a patterned region.





SC/Metal CNTs selection:



Chemical solutions:

K.H. An et al. / Current Applied Physics 6S1 (2006) e99–e109 Sungkyunkwan University, Republic of Korea

C. Ménard-Moyon et al. CEA-Saclay; Univ. of Montpellier; LSB Uni. Strasbourg JACS 2006, 128, 6552-6553





S

catalyst

B

А

SC/Metal CNTs selection

Selective etching: Plasma hydrocarbonation reaction









- Nanotubes based-transistors technology: Status
- □ Nanotubes based-transistors HF performance: Status
- □ Microwave measurements of CNTFET:problematic
- \Box High f_T CNTFET
- **Conclusion and perspectives**





CNTFET HF Performance: Status

State-of-the-art

HF measurements: heterodyne & homodyne (detection) mixers, other...

- 100 MHz IBM, 2004 (detection)
- 580 MHz IBM, 2004 (detection)
- 2,6 GHz Burke et al, Irvine, 2004 (cryogenic resonator)
- 50 GHz McEuen et al, Cornell, 2005 (heterodyne mixer)
- 23 GHz Pesetski et al, Northrop Grumman, 2006 (heterodyne mixer)

Lot of works with frequency increase but no actual demonstration of the active nature of CNTFETs...

HF transistor measurements (S-paramters; HF gain) Very few reports

- Kim et al, Purdue, MTT symposium, I.M.S. 2005 *ft*=2.5 GHz
- Bethoux et al. EDL, VOL. 27, NO. 8, AUGUST 2006 LEM/IEMN ft=8 GHz
- Narita et al. NEC research Lab. TNT2006, 2006 *ft*=10.3 GHz





CNTFET HF Performance: Status

CEA LEM - IEMN

Heterodyne Mixer: examples

 $10 \text{ MHz} < f_{AC} < 23 \text{ GHz} \text{ IF} = 10 \text{ kHz}$



Architecture: « Top gate » CVD NT d~1.2nm $L_g=1\mu m$ $t_{ox}=220nm$ (Si₃N₄) Quartz substrate

Aaron A. Pesetski et al. APPLIED PHYSICS LETTERS **88**, 113103 2006

Northrop Grumman Corporation,



 $2 \text{ GHz} < f_{AC} < 40 \text{ GHz} \text{ IF}=2 \text{ MHz}$



UMR CNRS 0520 Remarking Transfert

CNTFET HF Performance: Status

Active Transistor HF measurement: example



Narita et al. NEC Research Lab. TNT2006, 2006





Architecture: « Top gate » NTs CVD (10 NTs / μ m) L_g=200 nm t_{ox}=40nm (SiO₂) W= 2 doigts x 20 μ m SOI HR substrate

gm ~ 220 μS Ft ~ 1.5 GHz extrinsic Ft ~ 10 GHz intrinsic MSG ~ 13 dB à 1 GHz (>3dB à 10 GHz)



- Nanotubes based-transistors technology: Status
- □ Nanotubes based-transistors HF performance: Status
- □ Microwave measurements of CNTFET:problematic
- \Box High f_T CNTFET
- **Conclusion and perspectives**





CNTS or CNTFETs HF measurements: Why?

- □ To quantify the actual HF performance
- □ Extraction of small signal equivalent circuit
 - ✓ Estimation of intrinsic / extrinsic HF performance
 ✓ Optimization of transistor architecture and topology
 ✓ Electrical modeling

Measurement techniques in spectral and time domains

- ✓ Spectral: Vectorial Network Analyzer,
- ✓ time domain: Laser impulsion fs





Challenges to overcome

Nanoscale device



 R_{int}, R_{L}

High impedance value (> 6.5 KΩ)

Low current for a single nanotube

A few µA

HF Equipments

 $R_{int} = \frac{h}{4 e^2}$

 $R_{L} = \frac{h}{4.e^2} \cdot \frac{L}{L_{m}}$

50 Ω system's impedance

Problem of accuracy in S-parameters measurement of high impedance Structures







Spectral Domain: VNA, reflection uncertainty in coaxial (7mm) environment

Resistance Uncertainty









Spectral Domain: VNA, transmission uncertainty in coaxial (7mm) environment



S21 Magnitude Accuracy

www.agilent.com





S-parameters Uncertainties: Impact in the case of nanodevices

On-wafer Measurements: calibration SOLT, RBW= 10Hz







- Nanotubes based-transistors technology: Status
- □ Nanotubes based-transistors HF performance: Status
- □ Microwave measurements of CNTFET:problematic
- $\Box \text{ High } f_T \text{ CNTFET}$
- **Conclusion and perspectives**





HF CNTFET Architectures

"Back Gate MOSFET"



"Top Gate MOSFET"



IEEE TRANS. ON NANOTECH., VOL. 3, NO. 3, SEPTEMBER 2004 IBM group.





Interests:

Lower parasitic gate-tosource & gate-to-drain capacitances





IEMN device structure



High resistivity silicon substrate to reduce microwave loss

Back gate process – Metallic Gate (AI / Al₂O₃)

SWCNTs (Ø 1.4nm) deposition: self assembly method







- Deposition of aminopropyl-triethoxy-silane (APTS) as sticky patch
- Selective deposition of SWCNTs (in dispersion in inorganic solvent)
- in the gate area define with APTS (random deposition)
- CNT density of about 10 NTs / μm

J.P. Bourgoin group – CEA LEM





IEMN device structure



Deposition of a large number of CNTs I_{ON} ~ 0.7 mA

- There is no pinch-off (High I_{OFF}): Influence of metallic CNTs
- Gm # 0.2 mS Gd # 0.8 mS





Extrinsic device performance

■ In the device reference plane, gains are deduced from S-

parameters



 $V_{DS} = 1 V V_{GS} = 0V$







Calculation of intrinsic device performance

For any device with CNTs, similar structure without CNTs, is fabricated on the same wafer. This structure is considered as "Open structure"



From S-parameters, pads are deembedded using this expression

$$[\mathbf{Y}_{\text{intrinsic}}] = [\mathbf{Y}_{\text{meas}}] - [\mathbf{Y}_{\text{open}}]$$





Intrinsic device performance



 $F_T = 8 GHz$



J.M. Bethoux and al. EDL, August 2006 IEMN-CEA LEM









Same architecture But CNTs deposition method different

CNTs density ~ 10-20 times higher Total current range : 15 – 30 mA

no SC/metal CNTs selection or metal CNTs destruction











$$V_{\rm DS}$$
 = 1.5 V and $V_{\rm GS}$ = -2 V

A. Le Louarn et Al. *APL* june 2007 IEMN-CEA LEM





Summary & Perspectives

□ CNT-based transistors & circuits one of best candidates

□ for low cost high performance electronic; new functionalities in "More than Moore" scheme

□ Actual recent improvements in term of CNTs technology

By the realistic improvement of electrical characteristics of CNTFET: conventional measurement set-up (VNA, LSNA, on-wafer...) are now suited.

□ CNTFET may be considered as microwave transistor with cut-off frequency in the cm wave range





Summary & Perspectives

GHz CNTFET on flexible substrate











Ч¢

V. Derycke and al. - APL - in press CEA LEM-IEMN

