

# *Influence of the Tilt Parameter During SEE Characterization with Heavy Ion Beams*

ESTEC contract number 13451/NL/MV, CCN-3, COO-4



# *Outline*


- ✓ Motivations.
- ✓ Test Structures Definition.
- ✓ Test Structure Simulations.
- ✓ Experimental Measurements.
- ✓ Complete Structure Simulations.
- ✓ Conclusions.



# Motivations

$Q_{\text{dep}}$  Variations ? Ion changing  
? Beam to die angle variations

$$\text{LET}_{\text{eff}} = \text{LET} / \cos(a)$$



B Ae Dynamics (ESA contract)




# *Test Structures Selection*



Wet oxide growth (4500 Å)



Open windows - Implant N+






Open windows for contacts to implanted zones  
Aluminium deposition.



Aluminium etch for interconnect definitions  
Oxide deposition for passivation  
Open PAD contacts and back contact metallization.








Energy [keV]	Junction Depth [ $\mu\text{m}$ ]
20	0.75
100	1.1




# *Test Structures Simulations*

Structure meshing in ATLAS

Simulations: Xe 459 MeV




# 0 ° Irradiation




Total current

Photocurrent










60 ° Irradiation



30° and 50° entry points in center  
60° strike on the left of structure



# *Test Structures Irradiations*




$^{132}\text{Xe}^{26+}$  at 459 MeV

Range = 43  $\mu\text{m}$  Si


$\text{LET}_{\text{Si}} = 55.9 \text{ MeV/mg/cm}^2$






0 ° Irradiation

60 ° Irradiation





Perim – area Ratio:

100 μm:  $4e-2 \mu\text{m}^{-1}$

50 μm:  $8e-2 \mu\text{m}^{-1}$



# *Structure Selection*

## **M5M51008 1MB SRAM**



AVP process can be summarized as follow:

(Ref. NMRC - Construction Analysis DTE1146 part 1)


- 0.8  $\mu\text{m}$  polysilicon gate CMOS process.
- No epitaxial layer.
- One level of metallisation.
- METAL 1 is composed of Al with a Ti/TiN barrier layer.
- High resistance SRAM cell.
- Three levels of polysilicon:
  - Poly 3 is a thin lightly-doped layer which forms the cell resistors.
  - Poly 2 is a normally doped layer which forms the cell ground plane.
  - Poly 1 is a W silicided layer which forms the cell word lines.



# Transistor cross sections



# Vertical Geometry






# Structure Simulations

1<sup>st</sup> step: Diode

Xe beam 459 MeV



Reverse bias : 6 V  
0° impact






Photo I

Cumulative photo I





2<sup>nd</sup> step: well added



Studied effects:



- Well and ion strike localization
- Well position and bias influence
- I dependency on ion track angle



# 1- Well and ion strike localization:

Structure reverse biased at 6V,  $V_{\text{well}} = V_{\text{substrate}} = 0V$







- $I_c$  larger for strikes in high inversion region
- $I_c$  larger for 10  $\mu\text{m}$  Well position









- $I_w$  smaller for edge located well



## 2- Well position and bias influence :

Well at 5 and 10  $\mu\text{m}$  / 0V and -2 V rev. bias



- No influence of bias on cum. Q
- $I_a$  increase with reverse bias
- Cum. Q and  $I_a$  larger for remote position of the well



### 3- I dependency on ion track angle:


- 3 structures analyzed:
- No Well contact.
  - Well at 10  $\mu\text{m}$ .
  - Well at 5  $\mu\text{m}$ .

For each structures: ion strike at  $0^\circ$  –  $30^\circ$  and  $60^\circ$   
with different entry points





### 3.1 – No Well:




- ✓ Lower values for large angles.
- ✓ Edge impact → larger Q



### 3.2 – Well on edge (10 $\mu\text{m}$ ):

Anode current




- ✓ Larger for large angle.
- ✓ Larger if edge strike.
- ✓ Larger if strike on the same side as Well



### 3.2 – Well on edge (10 $\mu\text{m}$ ):

Well current




- ✓ Most negative for large angle.
- ✓ Lowers while scan impact from well side to opposite.



### 3.2 – Well on edge (10 $\mu\text{m}$ ):


Cathode current



✓ Higher for 0° strikes.



## Cumulative Charge:



✓ Larger for 0° strikes.



# Conclusions

✓ Diode simulations:

- Higher photocurrent for strike at beginning of ox.  
(high depletion → Q move faster to electrodes)
- Lower I while angle increases.

✓ Well contact (*SRAM transistor structure*):

- Same effect, current higher for normal incidence.  
(Ic modification extends longer while tilted. 0° Q are in the same direction as current flow → faster contribution to Ic)

*$Q_{coll}$  in PN diodes with CMOS-like shallow junction depth and high substrate doping decrease in amplitude and shows longer time constants when the ion strikes are tilted or on the periphery of the device*

