HIREL EXPERTISE
HIREX
ENGINEERING

RADIATION TEST REPORT

Heavy Ions Testing of

AD574A

12-Bit A/D Converter

from Analog Devices

ESA Purchase Order No 171720 dated 22/07/97

European Space Agency Contract Report

The work described in this report was done under ESA contract.
Responsibility for the contents resides in the author or organization that prepared it

---

Ref.   :   HRX/97.2767
Issue :   1 Rev. -
Date :   October 3, 1997

This test report has been prepared by:

Name	Function	Date	Signatures
H Constans/ C Tizon	Development Engineers	29/09/97	
FX Guerre	Study Manager	29/09/97	

ESTEC Technical Officer:

R. Harboe Sorensen

TABLE OF CHANGES

Issue 1   October 3, 1997
Original issue

TABLE OF CONTENTS

TABLES

FIGURES

APPENDICES

1. INTRODUCTION

This report presents the results of a heavy ion Single Event Effects (SEEs) test program carried out for the XMM project on Analog Devices AD574A 12-Bit A/D Converter. Flight lot devices were tested at the European Heavy Ion Irradiation Facility (HIF) at Cyclone, Université Catholique de Louvain, Belgium.
The main aims of these tests were to assess the AD574A's susceptibility to Single Event Upsets (SEUs) and Single Event Latch-ups (SELs) by heavy ion. Tests were performed in such a way that the SEU cross sections can be plotted over a wide LET range in order to allow computation of the SEU rates in XMM orbit.

This work was performed for ESA/ESTEC under P.O. No 171720 dated 20/07/97.

2. APPLICABLE DOCUMENTS

The following documents are applicable:
- XMM SOW QCA/RHS-XMM.DOC July 97 (fax dated 11 July, 97),
- Test Set-up Specification for heavy ion testing of XMM devices - Hirex Doc No HRX/97.2598 Issue 1 Rev. A dated 7 August 1997 -

2.1 REFERENCE DOCUMENTS

- Analog Devices, AD574A data sheet.
- Single Event Effects Test method and Guidelines ESA/SCC basic specification No 25100
- The Heavy Ion Irradiation Facility at CYCLONE, UCL document, Centre de Recherches du Cyclotron (IEEE NSREC'96, Workshop Record, Indian Wells, California, 1996)

3. ORGANIZATION OF ACTIVITIES

The different tasks performed during this evaluation have been conducted in the order shown in Table 1 by the relevant company.

Table 1 - Organization of activities

Para. 5.1	Procurement of Test Samples (Hi-rel serialized devices)	ESA / Laben
Para. 5.2	Preparation of Test Samples (mounting and delidding)	Hirex
Para. 5.3	Preparation of Test Hardware and Test Program	Hirex
Para. 5.4	Samples Check out	Hirex
Para. 5.5	Accelerator Test	Hirex
	Heavy Ion Test Report	Hirex

4.   DEVICE AND MANUFACTURER INFORMATION

Description of the devices is as follows:

Part type :	AD574A
Manufacturer :	Analog Devices
Package :	Side brazed 28-Pin DIL
Quality Level :	SCC B
Date Code :	9624A
Serial Number :	#022, #031, #069
Die Technology :	Bipolar
Die Size :	4.6 mm x 4.6 mm approximately
Die Marking :	ADI
	C
	1985
	B574
Tested samples :	2 (#22, #31)

External and Internal Photos are shown in Figure 1.

Figure 1 - External and Internal Photos

5.   TASK DESCRIPTION

5.1   PROCUREMENT OF TEST SAMPLES

3 hi-rel samples have been procured by ESA, and provided to HIREX.

5.2   PREPARATION OF SAMPLES

The 3 devices with the following serialized numbers #22, #31, #69, have been delidded by HIREX lab.
No sample has been mechanically damaged during this operation.

5.3   PREPARATION OF TEST HARDWARE AND PROGRAM

Overall device emulation, SEU and Latch-up detection, data storage and processing were implemented using an in-house test hardware and an application specific test board.

The generic in-house test equipment is driven by a PC computer through a RS232 line. All power supplies and input signals are delivered and monitored by the in-house equipment which also stores in its memory the output data from the device throughout the specific test board.

The application specific test board allowed to interface the standard test hardware with the device under test, in order to correctly emulate the relevant part, to record all the different type of errors during the irradiation and to set output signal for processing and storage by the standard test equipment.

At the end of each test run, data are transferred to the PC computer through the RS232 link for storage on hard disk or floppies.

The detailed principle of the test is described in §7, while an overall description of the in-house test equipment and interface board is given in appendix 1.

5.4   SAMPLES CHECK OUT

A functional test sequence has been performed on delidded samples to check that devices have not been degraded by the delidding operation.

5.5   ACCELERATOR TEST

Test at the cyclotron accelerator was performed at Université de Louvain (UCL) in Louvain la neuve (Belgium) under HIREX Engineering responsibility.
2 delidded samples were irradiated, while #69 was kept as reference.

6. DESCRIPTION OF TEST FACILITIES

6.1 CYCLOTRON ACCELERATOR

In collaboration with the European Space Agency (ESA), the needed equipment for single events studies using heavy ions has been built and installed on the HIF beam line in the experimental hall of Louvain-la-Neuve cyclotron.

CYCLONE is a multi particle, variable energy, cyclotron capable of accelerating protons (up to 75 MeV), alpha particles and heavy ions. For the heavy ions, the covered energy range is between 0.6 MeV/AMU and 27.5 MeV/AMU. For these ions, the maximal energy can be determined by the formula :

$$110 \, Q^2/M$$

where Q is the ion charge state, and M is the mass in Atomic Mass Units.

The heavy ions are produced in a double stage Electron Cyclotron Resonance (ECR) source. Such a source allows to produce highly charged ions and ion "cocktails". These are composed of ions with the same or very close M/Q ratios. The cocktail ions are injected in the cyclotron, accelerated at the same time and extracted separately by a fine tuning of the magnetic field or a slight changing of the RF frequency. This method is very convenient for a quick change of ion (in a few minutes) which is equivalent to a LET variation.

7. TEST PATTERN DEFINITION FOR HEAVY ION TEST

7.1 DEVICE DESCRIPTION

Complete 12-Bit A/D Converter with reference and clock
35 µs maximum conversion time.

7.2 TEST CONFIGURATION

The AD574 12 bit analog to digital converter is tested with the 3 windows comparison method described in appendix 1.The rationale for the pre-defined windows thresholds, is also explained. The use of such a method allows to quantify at run time, the number of errors per amplitude range.

The unipolar input signal full scale is fixed to 10V, according to DUT internal reference. Working point variation is performed within the full scale limits, via 64 steps uniformly distributed.

The output digital code is monitored with respect to the 3 window threshold levels:
SMALL amplitude = 4 / 4096 pts   (10mV)
MEDIUM amplitude = 64 / 4096 pts   (156mV)
LARGE amplitude = 1024 4096 pts   (2.5 V)

The nominal DUT conversion time is 35µs.
The conversion period is fixed to 200µs, in order to comply with the micro controller computational speed.

Figure 2 - 12-Bit A/D Converter Test Principle

AD574 12 bit A/D converters SEU test functional diagram

Onboard standalone micro controller is used to :

- generate via a12 bit DAC a saw tooth analog input signal,
- trig and read back the ADC under test,
- perform before the test runs a software calibration of the DAC and ADC chain, using an on board EPROM to store the measurement data,
- compute during the run, the absolute difference between previous read data stored within the EPROM during calibration and run data,
- output count pulses when upsets occur, with respect to the 3 different comparison window amplitudes.

The input pattern generated by the micro controller consist in a 64 steps stair case. A uniform digital code distribution is obtained by a linear progression of the 6 MSB and the 6 LSB : 0, 64+1, 128+2, 192+3, etc... up to 4032+63

It has been decided to operated the DUT in the following way :
As soon as "End of Conversion" signal is received ,(Max. conversion time is 35µs), the micro-controller acquires the output data word within 15µs, then perform de computing within the 200µs total cycle. It means that data can be corrupted only during 50µs (25% of the overall cycle).

The configuration which consists in keeping the data into the ADC output register until the next acquisition cycle has not been considered as it may dramatically increases the SEU sensitivity of the electronic design.

Note:

In the actual space application, providing that acquisition of the conversion data is performed as soon as the "End of Conversion" signal is received, it is easy to extrapolate the data to lower conversion operation frequencies:
For instance, if the device is operated at 1 kHz, SEE cross section results presented in Table 2 have to be divided by a factor of 5.

On the other hand, if a different operating configuration is used, that is to say, converted data are kept in the output DUT registers for a given time before acquisition starts, SEE cross section values might be much different.

Figure 3 - Conversion DA / AD Timing diagram

7.3 DEVICE CONNECTION DIAGRAM

Details on both motherboard and DUT board are provided in HRX/97.2829 document "Specific Hardware and Software Definition".

7.4   DEVICE TEST SET UP

Appendix 1 gives a generic description of the test set-up with the meaning of the different symbols of the parameters specified here below.

Supplies

signal	module	U Reg	I max	I LU	I nom	I_A	function
V_L	8	+5V	80mA	50mA	40mA	1mA	Vcc DUT & µC
V_{A+}	9	+15V	50mA	25mA	13mA	5mA	V+ DUT & DAC
V_{A-}	10	-15V	90mA	60mA	35mA	1mA	V- DUT & DAC

Latch Up timing

T_{wait}	T_{off}	$T_{set up}$ x 3	T_{LU}
20ms	10ms	10ms	60ms

Clocks & commands

signal	module	period	pulse width	function
CK1	4	10MHz		standalone micro controller
CK2	4			
CK3	5	static		calibration mode selection
CK4	6	25µs	1.7s	simulation
HOLD				

Event counters

signal	module	pulse min.	Hold Off	function
CT1	16	200µs	200µs	windows software comparison SMALL absolute amplitude > 10mV = 4/4096
CT2	18	200µs	200µs	windows software comparison MEDIUM absolute amplitude > 156mV = 64/4096
CT3	20	200µs	200µs	windows software comparison LARGE absolute amplitude > 2.5V = 1024/4096
CT4	22			not used

Oscilloscope monitoring @50Ω

signal	Bandwidth	function	gain	nominal level
Vref	5MHz	DAC output	(1/10) +1 V ⇔ +10V	64 steps staircase pattern from 0 to 10V @ 78Hz
Vout		output data bit D3		

Check test

nominal state check	CK3 = 0 ⇒ staircase pattern from 0 to 10V @ 78Hz (LED1 ON) CK3 = 1 ⇒ software calibration with onboard EPROM recording (LED2 ON)
upset detection check	CK4 periodically offsets the pattern DAC This produces a 20 mV pulse at the output and increments only SMALL counter @ 0.6Hz

Test board

Ref. : IL043-09	Dim. : 141mm x 50m	slot : DUT 2	

8. EXPERIMENTAL TEST SET-UP

8.1 ION BEAM SELECTION

The LET range was obtained by changing the ion species and incident energy and changing the angle of incidence between the beam and the chip.

Table 2 provides the ions which were used to determine the LET threshold and the asymptotic cross section within the LET range for this heavy ion characterization. In addition this table includes the ion energy, the LET, the range and the tilt angle if any.

8.2 FLUX RANGE

Particle flux was comprised between 1. x10E3 and 2. x10E4 ions/cm²/sec under normal operations (tilt 0°).

8.3 PARTICLE FLUENCE LEVELS

Fluence level was comprised between 5 x10E5 and 1 x10E6 ions/cm² under normal operations (tilt 0°).

8.4 DOSIMETRY

The current UCL Cyclotron dosimetry system and procedures were used.

8.5 ACCUMULATED TOTAL DOSE

The equivalent total dose (rad(Si)) received by each device under test is given in Table 2.

8.6 TEST TEMPERATURE RANGE

All the tests performed were conducted at ambient temperature.

9. RESULTS

Heavy ion SEE results are given in Table 2 and plotted as SEU cross section (cm^2/device) versus LET for the total number of errors, in Figure 4.

From Figure 4 a), it can be seen that LET threshold is closed to 3 MeV/mg/cm². Asymptotic cross-section is found to be around 2 E-4 cm²/device.

Figure 4 b) shows the relative weight of the different errors when sorted by amplitude range. No "large" (> 1024 pts) errors have been observed below 34 MeV/mg/cm², and no "medium" errors (64pts - 1024 pts) below 14 MeV/mg/cm².

All tested samples have received an equivalent dose (TID) below 3.1 krads.

No SEL has been detected during the different runs performed on the two samples.

HIREL EXPERTISE
HIREX
ENGINEERING

HEAVY IONS TEST REPORT

HRX/97.2767

Table 2 - Heavy ions tests results

Run #	Type	S/N	Ion	Energy MeV	LET Mev/mg/cm²	Tilt Angle °	Range Effective µm (Si)	LET Effective Mev/mg/cm²	Time s	Flux p/cm²/s	Fluence p/cm²	SEU's Error type (*) 1	2	3	4	Total	Cross Section cm²	Dose /run rads(Si)	Cumulative dose /SN rads(Si)	Comments
65	AD574	22	Xe	459	55,9	45	30,4	79,05	675	7,91E+02	1000401	88	44	3	0	135	1,35E-04	1,27E+03	2,16E+03	
64	AD574	22	Xe	459	55,9	0	43,0	55,90	477	1,12E+03	1000189	95	40	7	0	142	1,42E-04	8,95E+02	8,95E+02	
167	AD574	22	Kr	316	34	0	43,0	34,00	208	1,84E+03	500723	19	12	1	0	32	6,39E-05	2,72E+02	3,37E+03	
114	AD574	22	Ar	150	14,1	60	21,0	28,20	249	2,22E+03	501107	6	0	0	0	6	1,20E-05	2,26E+02	2,87E+03	
115	AD574	22	Ar	150	14,1	60	21,0	28,20	275	2,22E+03	501659	13	1	0	0	14	2,79E-05	2,26E+02	3,09E+03	
113	AD574	22	Ar	150	14,1	45	29,7	19,94	180	3,13E+03	501655	13	2	0	0	15	2,99E-05	1,60E+02	2,64E+03	
112	AD574	22	Ar	150	14,1	0	42,0	14,10	129	4,43E+03	502296	11	3	0	0	14	2,79E-05	1,13E+02	2,48E+03	
101	AD574	22	Ne	78	5,85	60	22,5	11,70	260	5,34E+03	500688	7	0	0	0	7	1,40E-05	9,37E+01	2,37E+03	
100	AD574	22	Ne	78	5,85	45	31,8	8,27	183	7,56E+03	501530	5	0	0	0	5	6,64E-06	6,64E+01	2,27E+03	
99	AD574	22	Ne	78	5,85	0	45,0	5,85	131	1,07E+04	502732	0	0	0	0	0	9,97E-06	4,71E+01	2,21E+03	
80	AD574	31	Xe	459	55,9	45	30,4	79,05	660	7,91E+02	500227	54	33	9	0	96	1,92E-04	6,33E+02	1,08E+03	
79	AD574	31	Xe	459	55,9	0	43,0	55,90	523	1,12E+03	500458	44	30	1	0	75	1,50E-04	4,48E+02	4,48E+02	
83	AD574	31	Ar	150	14,1	60	21,0	28,20	212	2,22E+03	519189	8	3	0	0	11	2,12E-05	2,34E+02	1,74E+03	
82	AD574	31	Ar	150	14,1	45	29,7	19,94	176	3,13E+03	621142	10	1	0	0	11	1,77E-05	1,98E+02	1,50E+03	
81	AD574	31	Ar	150	14,1	0	42,0	14,10	193	4,43E+03	1002370	19	4	0	0	23	2,29E-05	2,26E+02	1,31E+03	
98	AD574	31	Ne	78	5,85	45	31,8	8,27	218	7,56E+03	500998	7	0	0	0	7	1,40E-05	6,63E+01	1,85E+03	
97	AD574	31	Ne	78	5,85	0	45,0	5,85	154	1,07E+04	503117	2	0	0	0	2	3,98E-06	4,71E+01	1,79E+03	
177	AD574	31	B	41	1,7	60	40,0	3,40	174	1,84E+04	500519	1	0	0	0	1	2,00E-06	2,72E+01	1,88E+03	
178	AD574	31	B	41	1,7	60	40,0	3,40	148	1,84E+04	501336	5	0	0	0	5	9,97E-06	2,73E+01	1,91E+03	

*Error types:
1   4 pts (5 mV)   < Error amplitude <   64 pts (78 mV)
2   64 pts (78 mV)   < Error amplitude <   1024 pts (1,25 V)
3   1024 pts (1,25 V)   < Error amplitude
4   Not used

Figure 4 - AD574 SEU Test Results

a)   **Total SEU error number per irradiated sample**

AD574 SEU Tests Results

A #22
□ #31

b)   **Average SEU error number per transient amplitude range**

AD574 SEU Tests Results
Averaged event cross-section versus error amplitude

A 4pts (10 mV) < Amplitude < 64 pts (156 mV)

□ 64 pts (156 mV) < Amplitude < 1024 pts (2,5 V)

o 1024 pts (2,5 V) < Amplitude

10.   CONCLUSION

SEU test have been conducted on AD574 12-Bit A/D Converter from Analog Devices, using the heavy ions available at the University of Louvain facility.

SEU susceptibility for the test configuration described in § 7.2, was obtained through the cross section versus LET curve for the three different transient amplitude ranges (small, medium and large, respectively 4 pts-64 pts, 64 pts - 1024pts, and >1024 pts).

With these results upset predictions on XMM orbit, can be performed for each error amplitude range

Lastly, no SEL has been detected during the different runs performed on the two samples.

Appendix 1

Test set-up

The complete test equipment is constituted of:
- A PC computer (to configure and interface with the test system and store the data),
- An electronic rack with the instrumentation functions provided by a set of electronic modules,
- A mother board under vacuum which allows for the sequential test of up to 4 devices
- A digital oscilloscope to store analog upset waveform.

Mother board description (ref. IL041)

The motherboard acts as a standard interface between each DUT test board and the control unit :
For each DUT board slot , the following signals can be considered:
- seven inputs signals
    - 3 programmable power supplies
    - 4 programmable clocks
- seven output signals
    - 4 logic counting signals
    - 2 analog signals : DUT output and Ref . output
    - 1 HOLD signal which can inhibit temporarily the counters.

- Each device needs a dedicated plug-in test board compatible with IL041 mother board.
- IL041 board has been designed to comply with Louvain Test facilities .
- The number of slots is limited to four
    Operation is multiplexed and only one slot is powered at one time.

IL041 Generic test board

DC source V_{A-} with Latch Up control
DC source V_{A+} with Latch Up control
DC source V_L with Latch Up control

7 input signals Switches

4 DUT slots multiplexed

Clock generator CK1
Clock generator CK2
Clock generator CK3
Clock generator CK4

Slot DUT 1 dedicated test board
Slot DUT 2 dedicated test board
Slot DUT 3 dedicated test board
Slot DUT 4 dedicated test board

7 output signals Switches

4 DUT slots multiplexed

HOLD

Logic Counter CT1
Logic Counter CT2
Logic Counter CT3
Logic Counter CT4

Windows 3 levels analog comparator

SMALL Counter CT1
MEDIUM Count. CT2
LARGE Counter CT3

Vout — Scope display Vout
Vref — Scope display Vref

DUT Test board description

The device under test is mounted on a specific board support which is plugged onto the motherboard.
Mechanical outlines : 141 mm x 50 mm , wrapping or printed circuit board with two 20 pins connectors.
According to test set up and device operating conditions, the test board can accept the mounting of :
- The DUT package with beam positioning constraints (unique for Louvain facilities)
- The golden chip
- The pattern generator
- any interface circuit such as buffer, latches ...
- a standalone micro controller if necessary...

Note : beam focus diameter is limited to maximum 25 mm, to prevent the exposure of others devices which might be sensitive.

Three Windows analog comparator

Applications :
Single analog output devices, including DAC, can be monitored with a generic 3 windows fast comparator associated to 3 counter modules .

Test principle :
Each window uses pre-defined levels centered around the awaited working point :
- ■ The SMALL window uses the lowest levels compatible with the hardware limitation (offset, noise ...)
- ■ The LARGE window is for counting major DUT output perturbations : Vout max /2 or DAC MSB...
- ■ The MEDIUM window has been defined using a geometric progression between SMALL and LARGE

To illustrate how it works, the here after figure gives an example of timing diagram :
Both DUT and Ref. working point can vary within the ±2.5V allowed input range (+1V in the example).
6 transient pulses can be seen on the DUT Vout record :
- ■ Pulse A will not be counted as its width is shorter than Pulse min parameter
- ■ Pulse B and C : Only B will be counted as the time between B and C is less than the Hold Off parameter (this prevents of multiple counting in case of large degraded transient)
- ■ Pulse D and E : Both pulses will be counted as the comparator works whatever polarity.
- ■ Pulse F is an example of large event . It can be noticed that a large event is also counted as a medium and a small as well.

Interest :
The use of this principle allows for straightforward analysis of the test data, at run time. So, it is easy to react and adjust the beam conditions to obtain proper data. When preparing the report, it also shortens the subsequent run recorded data analysis exercise.
Lastly, using 3 different levels at a time, reduces the number of runs needed for the device characterization

ADC converters :
The here above method can also be transposed to the test of ADCs. In that case, the 3 windows analog comparator is replaced by a simple standalone micro controller witch execute the same windowing operation by soft.

Working point variation and HOLD function :
This window comparison is compatible with low frequency working point variation (few Hertz) . This is particularly useful with ADC and DAC devices : Saw tooth input pattern can be used to test the device with a uniform digital code distribution. In that case, the input saw tooth is rather a stair case signal. HOLD function allows to inhibit comparison and counting each time the pattern changes.

Test signals definition

Supplies

signal	module	U_{Reg}	I_{max}	I_{LU}	I_{nom}	I_Δ	function
V_L	8						
V_{A+}	9						
V_{A-}	10						

- **signals V_L , V_{A+} & V_{A-}**   are 3 DC sources with constant voltage / current characteristic, software monitoring, Latch Up threshold detection, delayed start & stop triggering
- **module :** Slot position used by hardware & software control system
- **U_{Reg} :** DC source set up for constant voltage operation
- **I_{max}:** DC source set up for constant current operation, useful on large DUT latch up or failure
- **I_{LU}:** software Latch Up detection current threshold
- **I_{nom}:** nominal current when DUT operates properly
- **I_Δ:** minimum current measurement change required for event memory write
- **function:** DC source assignment (DUT or test board auxiliary device)

Latch Up timing

T_{wait}	T_{off}	$T_{set up}$ X 3	T_{LU}

- **T_{wait}**   Sustaining Latch Up time (delay between detection and DC sources shut down)
- **T_{off}**   Off state duration
- **$T_{set up}$ X 3**   Restart triggering Delay between the different internal sequential levels
- **T_{LU}**   Total latch Up sequence duration

clocks & commands

signal	module	period	pulse width	function
CK1	4			
CK2	4			
CK3	5			
CK4	6			
HOLD				

- **CK 1, CK2, CK3, CK 4**   are 4 dedicated programmable logic signals (static or dynamic) which can be used for DUT Clock, DUT mode selection , Upset simulation ...
- **HOLD** is a dedicated signal generated by the test board circuitry ; HOLD = 1 disable all the event counters when the analog comparison is not available, during DUT level transitions ...

Event counters

signal	module	Pulse min.	Hold Off	function
CT1	16			SMALL or Logic event 1
CT2	18			MEDIUM or Logic event 2
CT3	20			LARGE or Logic event 3
CT4	22			Logic event 4

- signals CT1 ... CT4 are 4 count input channels , either for straightforward logic event acquisition or for window analog comparator acquisition
- Pulse min : minimum pulse width required , according to overall system bandwidth
- Hold Off: minimum delay imposed between the detection of two consecutive events

oscilloscope   monitoring   @50Ω

signal	Bandwidth	function	gain	nominal level
Vref				
Vout				

- **signals Vref** and **Vout** are the 2 analog input channels for both analog comparator and digital scope
- **Bandwidth:** overall channel bandwidth
- **gain:** channel gain between actual DUT level and scope displayed level .

Note : The oscilloscope can be triggered by one of the event counter input signal CT1 ... CT4

Check test

nominal state check	
upset detection check	

To check that the device is operating properly, this test can be perform at any time under software control. The use of CK4 signal allows for two different modes :
- **nominal state check** : CK4 disable , absence of any event
- **upset detection check** : CK4 enable, presence of calibrated simulated event periodically introduced at a slow rate

Test board

Ref. : IL043-xx	Dim. :	slot :	

- Each set up is dedicated to a specific slot number, in order to ensure that each device is tested with the proper set up conditions.