

**RADIATION TEST REPORT**




**Heavy Ions Testing of  
AD767  
12-Bit D/A Converter  
from Analog Devices**

ESA Purchase Order No 171720 dated 22/07/97

**European Space Agency Contract Report**  
The work described in this report was done under ESA contract.  
Responsibility for the contents resides in the author or organization that prepared it

Ref. : HRX/97.2769  
Issue : 1 Rev. -  
Date : October 3, 1997

This test report has been prepared by:

<u>Name</u>	<u>Function</u>	<u>Date</u>	<u>Signatures</u>
H Constans/ C Tizon	Development Engineers	29/09/97	
FX Guerre	Study Manager	29/09/97	
			

ESTEC Technical Officer:

R. Harboe Sorensen



**HEAVY IONS TEST REPORT**

HRX/97.2769

PAGE 2  
ISSUE 1 Rev.  
October 3, 1997

**TABLE OF CHANGES**

Issue 1  
Original issue

October 3, 1997

**TABLE OF CONTENTS**

	PAGE
<b>1. INTRODUCTION</b> .....	<b>4</b>
<b>2. APPLICABLE DOCUMENTS</b> .....	<b>4</b>
2.1 REFERENCE DOCUMENTS .....	4
<b>3. ORGANIZATION OF ACTIVITIES</b> .....	<b>4</b>
<b>4. DEVICE AND MANUFACTURER INFORMATION</b> .....	<b>5</b>
<b>5. TASK DESCRIPTION</b> .....	<b>7</b>
5.1 PROCUREMENT OF TEST SAMPLES .....	7
5.2 PREPARATION OF SAMPLES .....	7
5.3 PREPARATION OF TEST HARDWARE AND PROGRAM .....	7
5.4 SAMPLES CHECK OUT .....	7
5.5 ACCELERATOR TEST .....	7
<b>6. DESCRIPTION OF TEST FACILITIES</b> .....	<b>8</b>
6.1 CYCLOTRON ACCELERATOR .....	8
<b>7. TEST PATTERN DEFINITION FOR HEAVY ION TEST</b> .....	<b>8</b>
7.1 DEVICE DESCRIPTION .....	8
7.2 TEST CONFIGURATION .....	8
7.3 DEVICE CONNECTION DIAGRAM .....	10
7.4 DEVICE TEST SET UP .....	11
<b>8. EXPERIMENTAL TEST SET-UP</b> .....	<b>12</b>
8.1 ION BEAM SELECTION .....	12
8.2 FLUX RANGE .....	12
8.3 PARTICLE FLUENCE LEVELS .....	12
8.4 DOSIMETRY .....	12
8.5 ACCUMULATED TOTAL DOSE .....	12
8.6 TEST TEMPERATURE RANGE .....	12
<b>9. RESULTS</b> .....	<b>12</b>
<b>10. CONCLUSION</b> .....	<b>15</b>

**TABLES**

Table 1 - Organization of activities .....	4
Table 2 - Heavy ions tests results .....	13

**FIGURES**

Figure 1 - External and Internal Photos .....	6
Figure 2 - 12-Bit D/A Converter Test Principle .....	9
Figure 3 - AD767 SEU Test Results .....	14
Figure 4 - Scope observation of SEUs .....	16

**APPENDICES**

Appendix 1 .....	18
------------------	----

**1. INTRODUCTION**

This report presents the results of a heavy ion Single Event Effects (SEEs) test program carried out for the XMM project on Analog Devices AD767 12-Bit D/A Converter. Devices were tested at the European Heavy Ion Irradiation Facility (HIF) at Cyclone, Université Catholique de Louvain, Belgium.

The main aims of these tests were to assess the AD767's susceptibility to Single Event Upsets (SEUs) and Single Event Latch-ups (SELs) by heavy ion. Tests were performed in such a way that the SEU cross sections can be plotted over a wide LET range in order to allow computation of the SEU rates in XMM orbit.

This work was performed for ESA/ESTEC under P.O. No 171720 dated 20/07/97.

**2. APPLICABLE DOCUMENTS**

The following documents are applicable:

- XMM SOW QCA/RHS-XMM.DOC July 97 (fax dated 11 July, 97),
- Test Set-up Specification for heavy ion testing of XMM devices - Hirex Doc No HRX/97.2598 Issue 1 Rev. A dated 7 August 1997 -

**2.1 REFERENCE DOCUMENTS**

- Analog Devices, AD767 data sheet.
- Single Event Effects Test method and Guidelines ESA/SCC basic specification No 25100
- The Heavy Ion Irradiation Facility at CYCLONE, UCL document, Centre de Recherches du Cyclotron (IEEE NSREC'96, Workshop Record, Indian Wells, California, 1996)

**3. ORGANIZATION OF ACTIVITIES**

The different tasks performed during this evaluation have been conducted in the order shown in Table 1 by the relevant company.

**Table 1 - Organization of activities**

Para. 5.1	Procurement of Test Samples	ESA / SAGEM
Para. 5.2	Preparation of Test Samples (mounting and delidding)	Hirex
Para. 5.3	Preparation of Test Hardware and Test Program	Hirex
Para. 5.4	Samples Check out	Hirex
Para. 5.5	Accelerator Test	Hirex
	Heavy Ion Test Report	Hirex






4. **DEVICE AND MANUFACTURER INFORMATION**

Description of the devices is as follows:

Part type :	AD767
Manufacturer :	Analog Devices
Package :	Side brazed 24-Pin DIL
Quality Level :	
Date Code :	9612
Serial Number :	#1, #2, #3, #4
Die Technology :	Bipolar
Die Size :	4.6 mm x 3.2 mm approximately
Die Marking :	ADI 1988 2767
Tested samples :	2 ( #1, #2)

External and Internal Photos are shown in Figure 1.

Figure 1 - External and Internal Photos



5. TASK DESCRIPTION

5.1 PROCUREMENT OF TEST SAMPLES

4 samples have been procured by ESA, and provided to HIREX.

5.2 PREPARATION OF SAMPLES

The 3 devices with the following serialized numbers #1, #2, #3, have been delidded by HIREX lab.

No sample has been mechanically damaged during this operation.

5.3 PREPARATION OF TEST HARDWARE AND PROGRAM

Overall device emulation, SEU and Latch-up detection, data storage and processing were implemented using an in-house test hardware and an application specific test board.

The generic in-house test equipment is driven by a PC computer through a RS232 line. All power supplies and input signals are delivered and monitored by the in-house equipment which also stores in its memory the output data from the device throughout the specific test board.

The application specific test board allowed to interface the standard test hardware with the device under test, in order to correctly emulate the relevant part, to record all the different type of errors during the irradiation and to set output signal for processing and storage by the standard test equipment.

At the end of each test run, data are transferred to the PC computer through the RS232 link for storage on hard disk or floppies.

The detailed principle of the test is described in §7, while an overall description of the in-house test equipment and interface board is given in appendix 1.

5.4 SAMPLES CHECK OUT

A functional test sequence has been performed on delidded samples to check that devices have not been degraded by the delidding operation.

5.5 ACCELERATOR TEST

Test at the cyclotron accelerator was performed at Université de Louvain (UCL) in Louvain la Neuve (Belgium) under HIREX Engineering responsibility.

2 delidded samples were irradiated, while #3 was kept as reference.

6. DESCRIPTION OF TEST FACILITIES

6.1 CYCLOTRON ACCELERATOR

In collaboration with the European Space Agency (ESA), the needed equipment for single events studies using heavy ions has been built and installed on the HIF beam line in the experimental hall of Louvain-la-Neuve cyclotron.

CYCLONE is a multi particle, variable energy, cyclotron capable of accelerating protons (up to 75 MeV), alpha particles and heavy ions. For the heavy ions, the covered energy range is between 0.6 MeV/AMU and 27.5 MeV/AMU. For these ions, the maximal energy can be determined by the formula :

$$110 Q^2/M$$

where Q is the ion charge state, and M is the mass in Atomic Mass Units.

The heavy ions are produced in a double stage Electron Cyclotron Resonance (ECR) source. Such a source allows to produce highly charged ions and ion "cocktails". These are composed of ions with the same or very close M/Q ratios. The cocktail ions are injected in the cyclotron, accelerated at the same time and extracted separately by a fine tuning of the magnetic field or a slight changing of the RF frequency. This method is very convenient for a quick change of ion (in a few minutes) which is equivalent to a LET variation.

7. TEST PATTERN DEFINITION FOR HEAVY ION TEST

7.1 DEVICE DESCRIPTION

Microprocessor compatible, 12-Bit D/A Converter with on-Chip output amplifier and high stability buried zener reference.  
3  $\mu$ s max. settling time.

7.2 TEST CONFIGURATION

The AD767 12 bit digital to analog converter is tested with the 3 windows comparison method and slow working point variation described in appendix 1. The rationale for the pre-defined windows thresholds, is also explained.

The use of such a device allows to quantify at run time, the number of errors per amplitude range.

A second AD767 (golden chip) is used to deliver the reference signal.

Bipolar output signal full scale is fixed to  $\pm 2.5V$ . Slow variation of the working point is done within the full-scale limits.

Both DUT and Golden chip use their own internal reference.

Manual trimming procedure for both device gain and offset allows for a precise observation of 11 bits of the DAC.

The output signal is monitored with respect to the 3 window threshold levels:

"Small" amplitude = 4 / 4096 pts	(5mV)
"Medium" amplitude = 64 / 4096 pts	(78mV)
"Large" amplitude = 1024 / 4096 pts	(1.25V)

The DUT latch is triggered at the frequency of 200KHz, while input digital data change rate is only 1.56KHz.


An on board up/down counter produce a saw tooth digital input pattern. The total pattern period is 5.24s = 2 x 4096 x 640 $\mu$ s.

Each time the staircase input changes (every 640 $\mu$ s), the HOLD function produces a delayed pulse which inhibits the output comparison during 5 $\mu$ s. It prevents, thus, erroneous counting during DAC settling time (nominal delay to 0.01%, is 2 $\mu$ s).




Figure 2 - 12-Bit D/A Converter Test Principle

AD765 12 bit D/A converter SEU test functional diagram



7.3 DEVICE CONNECTION DIAGRAM



Details on both motherboard and DUT board are provided in HRX/97.2829 document "Specific Hardware and Software Definition".

**7.4 DEVICE TEST SET UP**

Appendix 1 gives a generic description of the test set-up with the meaning of the different symbols of the parameters specified here below.

**Supplies**

signal	module	U <sub>Reg</sub>	I <sub>max</sub>	I <sub>LU</sub>	I <sub>nom</sub>	I <sub>A</sub>	function
V <sub>L</sub>	8	+5V	100mA		1mA	2mA	Vcc control circuit
V <sub>A+</sub>	9	+15V	50mA	30mA	18mA	8mA	V+ DUT & REF
V <sub>A-</sub>	10	-15V	100mA	50mA	36mA	8mA	V- DUT & REF

**Latch Up timing**

T <sub>wait</sub>	T <sub>off</sub>	T <sub>set up</sub> x 3	T <sub>LU</sub>
20ms	100ms	10ms	150ms

**Stocks & commands**

signal	module	period	pulse width	function
CK1	4			not used
CK2	4	5μs	50%	DUT internal latch clock & pattern generator
CK3	5	static		HALT mode for calibration
CK4	6	25μs	1.7s	simulation
HOLD		640μs	10μs	disable event counters during pattern transition time

**Event counters**

signal	module	pulse min.	Hold Off	function
CT1	16	50ns	20μs	windows analog comparator SMALL absolute amplitude > 5mV = 4/4096
CT2	18	50ns	20μs	windows analog comparator MEDIUM absolute amplitude > 78mV = 64/4096
CT3	20	50ns	20μs	windows analog comparator LARGE absolute amplitude > 1.25V = 1024/4096
CT4	22			not used

**Oscilloscope monitoring @50Ω**

signal	Bandwidth	function	gain	nominal level
V <sub>ref</sub>	5MHz	REF output (Golden chip)	(1/2) ±1.25V ↔ ±2.5V	saw tooth pattern ±2.5V @ 0.2Hz
V <sub>out</sub>	50MHz	DUT output	(1/2) ±1.25V ↔ ±2.5V	saw tooth pattern ±2.5V @ 0.2Hz

**Check test**

nominal state check	HALT = 0 ⇒ saw tooth pattern ±2.5V @ 0.2Hz HALT = 1 & STRAP ST1 ⇒ static level +2.5V (Useful for gain calibration) HALT = 1 & STRAP ST0 ⇒ static level -2.5V (Useful for offset calibration) <b>on board trimmers allow DUT &amp; REF calibration within 1LSB</b>
upset detection check	CK4 periodically shuts down input data bit D3 (only on Golden chip) . This produces a 10 mV pulse at the output and increments only SMALL counter @ 0.6Hz

**Test board**

Ref. : IL043-07	Dim. : 141mm x 50m	slot : DUT 3
-----------------	--------------------	--------------

## 8. EXPERIMENTAL TEST SET-UP

### 8.1 ION BEAM SELECTION

The LET range was obtained by changing the ion species and incident energy and changing the angle of incidence between the beam and the chip.

Table 2 provides the ions which were used to determine the LET threshold and the asymptotic cross section within the LET range for this heavy ion characterization. In addition this table includes the ion energy, the LET, the range and the tilt angle if any.

### 8.2 FLUX RANGE

Particle flux was comprised between 1. x10E3 and 4. x10E4 ions/cm<sup>2</sup>/sec under normal operations (tilt 0°).

### 8.3 PARTICLE FLUENCE LEVELS

Fluence level was comprised between 1 x10E5 and 5 x10E5 ions/cm<sup>2</sup> under normal operations (tilt 0°).

### 8.4 DOSIMETRY

The current UCL Cyclotron dosimetry system and procedures were used.

### 8.5 ACCUMULATED TOTAL DOSE

The equivalent total dose (rad(Si)) received by each device under test is given in Table 2.

### 8.6 TEST TEMPERATURE RANGE

All the tests performed were conducted at ambient temperature.

## 9. RESULTS

Heavy ion SEE results are given in Table 2 and plotted as SEU cross section (cm<sup>2</sup>/device) versus LET for the total number of errors, in Figure 3.

From Figure 3 a), it can be seen that LET threshold has not been reached and is lower than 1,7 MeV/mg/cm<sup>2</sup>. Asymptotic cross-section is found to be around 1.5 E-2 cm<sup>2</sup>/device.

Figure 3 b) shows the relative weight of the different errors when sorted by amplitude range. No "large" (> 1,25V) errors have been observed below 11,7 MeV/mg/cm<sup>2</sup>, and no "medium" errors (78 mV - 1,25 V) below 5,8MeV/mg/cm<sup>2</sup>.

In Figure 4, typical waveforms of positive and negative events are provided as well as the envelop of events recorded for a set of representative runs. Register error - b) and d) -, and conversion error -a) and c) -, may be observed.

All tested samples have received an equivalent dose (TID) below 1.0 krad.

No SEL has been detected during the different runs performed on the two samples.

Table 2 - Heavy ions tests results

Run #	Type	S/N	Ion	Energy MeV	LET Mev/mg/cm <sup>2</sup>	Tilt Angle °	Range Effective μm (Si)	LET Effective Mev/mg/cm <sup>2</sup>	Time s	Flux p/cm <sup>2</sup> /s	Fluence p/cm <sup>2</sup>	SEU's				Cross Section cm <sup>2</sup>	Dose /run rads(Si)	Cumulative dose /SN rads(Si)	Comments	
												Error type (*)								
													1	2	3	4				
19	AD767	2	Xe	459	55,9	45	30,4	79,05	449	7,91E+02	100201	1330	315	41	1686	1,68E-02	1,27E+02	6,34E+02		
18	AD767	2	Xe	459	55,9	0	43,0	55,90	292	1,12E+03	100137	1467	341	50	1858	1,86E-02	8,96E+01	5,07E+02		
149	AD767	2	Kr	316	34	0	43,0	34,00	209	1,84E+03	200034	2664	471	71	3206	1,60E-02	1,09E+02	7,88E+02		
4	AD767	2	Ar	150	14,1	60	21,0	28,20	702	2,22E+03	195764	1300	95	13	1408	7,19E-03	8,89E+01	2,24E+02		
5	AD767	2	Ar	150	14,1	60	21,0	28,20	704	2,22E+03	198867	728	63	7	798	4,01E-03	8,97E+01	3,14E+02		
6	AD767	2	Ar	150	14,1	60	21,0	28,20	206	2,22E+03	107816	733	61	10	804	7,46E-03	4,86E+01	3,63E+02		
3	AD767	2	Ar	150	14,1	45	29,7	19,94	242	3,13E+03	84381	617	80	5	702	8,32E-03	2,69E+01	1,36E+02		
7	AD767	2	Ar	150	14,1	45	29,7	19,94	155	3,13E+03	100470	643	55	12	710	7,07E-03	3,21E+01	3,95E+02		
1	AD767	2	Ar	150	14,1	0	42,0	14,10	24	4,43E+03	181590	1852	170	35	2057	1,13E-02	4,10E+01	4,10E+01		
2	AD767	2	Ar	150	14,1	0	42,0	14,10	378	4,43E+03	301058	1537	116	16	1669	5,54E-03	6,79E+01	1,09E+02		
8	AD767	2	Ne	78	5,85	45	31,8	8,27	132	4,43E+03	100556	689	48	6	743	7,39E-03	2,27E+01	4,17E+02		
141	AD767	2	Ne	78	5,85	45	31,8	8,27	119	7,56E+03	200213	666	12	0	678	3,39E-03	2,85E+01	6,79E+02		
140	AD767	2	Ne	78	5,85	0	45,0	5,85	90	1,07E+04	201244	707	7	0	714	3,55E-03	1,88E+01	6,52E+02		
192	AD767	2	B	41	1,7	45	56,6	2,40	100	2,60E+04	503976	1118	0	0	1118	2,22E-03	1,94E+01	8,07E+02		
193	AD767	2	B	41	1,7	0	80,0	1,70	69	3,68E+04	506731	602	0	0	602	1,19E-03	1,38E+01	8,21E+02		
34	AD767	1	Xe	459	55,9	45	30,4	79,05	106	7,91E+02	100259	561	98	23	682	6,80E-03	1,27E+02	2,17E+02		
33	AD767	1	Xe	459	55,9	0	43,0	55,90	105	1,12E+03	100813	594	126	23	743	7,37E-03	9,02E+01	9,02E+01		
151	AD767	1	Kr	316	34	0	43,0	34,00	145	1,84E+03	201525	2695	531	73	3299	1,64E-02	1,10E+02	6,10E+02		
128	AD767	1	Ar	150	14,1	60	21,0	28,20	201	2,22E+03	200665	1906	249	44	2199	1,10E-02	9,05E+01	3,08E+02		
129	AD767	1	Ar	150	14,1	45	29,7	19,94	121	3,13E+03	200549	1958	246	27	2231	1,11E-02	6,40E+01	3,71E+02		
130	AD767	1	Ar	150	14,1	0	42,0	14,10	109	4,43E+03	201256	2185	184	48	2417	1,20E-02	4,54E+01	4,17E+02		
139	AD767	1	Ne	78	5,85	60	22,5	11,70	65	5,34E+03	202306	749	11	3	763	3,77E-03	3,79E+01	5,01E+02		
138	AD767	1	Ne	78	5,85	45	31,8	8,27	52	7,56E+03	203627	789	21	0	810	3,98E-03	2,69E+01	4,63E+02		
137	AD767	1	Ne	78	5,85	0	45,0	5,85	39	1,07E+04	202533	951	20	0	971	4,79E-03	1,90E+01	4,36E+02		
188	AD767	1	B	41	1,7	45	56,6	2,40	105	2,60E+04	501081	855	0	0	855	1,71E-03	1,92E+01	6,30E+02		
189	AD767	1	B	41	1,7	0	80,0	1,70	81	3,68E+04	501168	564	0	0	564	1,13E-03	1,36E+01	6,43E+02		

\*Error types:

- 1 5 mV (4 pts) < Error amplitude < 78 mV (64 pts)
- 2 78 mV (64 pts) < Error amplitude < 1,25 V (1024 pts)
- 3 1,25 V (1024 pts) < Error amplitude
- 4 Not used

### Three Windows analog comparator

#### Applications :

Single analog output devices, including DAC, can be monitored with a generic 3 windows fast comparator associated to 3 counter modules .

#### Test principle :

Each window uses pre-defined levels centered around the awaited working point :


- The SMALL window uses the lowest levels compatible with the hardware limitation ( offset, noise ...)
- The LARGE window is for counting major DUT output perturbations : Vout max /2 or DAC MSB...
- The MEDIUM window has been defined using a geometric progression between SMALL and LARGE

To illustrate how it works, the here after figure gives an example of timing diagram :

Both DUT and Ref. working point can vary within the  $\pm 2.5V$  allowed input range (+1V in the example).

6 transient pulses can be seen on the DUT Vout record :

- Pulse A will not be counted as its width is shorter than Pulse min parameter
- Pulse B and C : Only B will be counted as the time between B and C is less than the Hold Off parameter (this prevents of multiple counting in case of large degraded transient)
- Pulse D and E : Both pulses will be counted as the comparator works whatever polarity.
- Pulse F is an example of large event . It can be noticed that a large event is also counted as a medium and a small as well.



#### Interest :

The use of this principle allows for straightforward analysis of the test data, at run time. So, it is easy to react and adjust the beam conditions to obtain proper data. When preparing the report, it also shortens the subsequent run recorded data analysis exercise.

Lastly, using 3 different levels at a time, reduces the number of runs needed for the device characterization

#### ADC converters :

The here above method can also be transposed to the test of ADCs. In that case, the 3 windows analog comparator is replaced by a simple standalone micro controller witch execute the same windowing operation by soft.

10. **CONCLUSION**

SEU test have been conducted on AD767 12-Bit D/A Converter from Analog Devices, using the heavy ions available at the University of Louvain facility.


SEU susceptibility was obtained through the cross section versus LET curve for the three different transient amplitude ranges (small, medium and large, respectively 5 mV-78 mV, 78 mV-1,25 V, and >1,25 V).

With these results upset predictions on XMM orbit, can be performed for each error amplitude range


Both conversion errors - Figure 4 a) and c) - and register errors - Figure 4 b) and d) - have been observed.

From Figure 4 e) run 130 - see Table 2 for run details -, it can be seen that the envelop corresponds to both symmetrical positive and negative register errors of  $\pm 2,5V$  (MSB error), with a pulse width of approximately 2,5  $\mu s$  at 50% height (In the present test configuration, input data registers are refreshed every 5  $\mu s$ ).


Lastly, no SEL has been detected during the different runs performed on the two samples.



Typical event waveform



Typical event waveform



Typical event waveform

(Observed signal to be multiplied by a factor of 2 to obtain the actual amplitude)

Figure 4 - Scope observation of SEUs




**Appendix 1**

**Test set-up**

The complete test equipment is constituted of:

- A PC computer (to configure and interface with the test system and store the data),
- An electronic rack with the instrumentation functions provided by a set of electronic modules,
- A mother board under vacuum which allows for the sequential test of up to 4 devices
- A digital oscilloscope to store analog upset waveform.




**Mother board description ( ref. IL041)**

The motherboard acts as a standard interface between each DUT test board and the control unit :  
 For each DUT board slot , the following signals can be considered:

- seven inputs signals
  - 3 programmable power supplies
  - 4 programmable clocks
- seven output signals
  - 4 logic counting signals
  - 2 analog signals : DUT output and Ref . output
  - 1 HOLD signal which can inhibit temporarily the counters.

- Each device needs a dedicated plug-in test board compatible with IL041 mother board.
- IL041 board has been designed to comply with Louvain Test facilities .
- The number of slots is limited to four  
 Operation is multiplexed and only one slot is powered at one time.



**DUT Test board description**

The device under test is mounted on a specific board support which is plugged onto the motherboard.  
 Mechanical outlines : 141 mm x 50 mm , wrapping or printed circuit board with two 20 pins connectors.  
 According to test set up and device operating conditions, the test board can accept the mounting of :

- The DUT package with beam positioning constraints (unique for Louvain facilities)
- The golden chip
- The pattern generator
- any interface circuit such as buffer, latches ...
- a standalone micro controller if necessary...

Note : beam focus diameter is limited to maximum 25 mm, to prevent the exposure of others devices which might be sensitive.

**Three Windows analog comparator**

**Applications :**

Single analog output devices, including DAC, can be monitored with a generic 3 windows fast comparator associated to 3 counter modules .

**Test principle :**

Each window uses pre-defined levels centered around the awaited working point :


- The SMALL window uses the lowest levels compatible with the hardware limitation ( offset, noise ...)
- The LARGE window is for counting major DUT output perturbations : Vout max /2 or DAC MSB...
- The MEDIUM window has been defined using a geometric progression between SMALL and LARGE

To illustrate how it works, the here after figure gives an example of timing diagram :

Both DUT and Ref. working point can vary within the  $\pm 2.5V$  allowed input range (+1V in the example).

6 transient pulses can be seen on the DUT Vout record :

- Pulse A will not be counted as its width is shorter than Pulse min parameter
- Pulse B and C : Only B will be counted as the time between B and C is less than the Hold Off parameter (this prevents of multiple counting in case of large degraded transient)
- Pulse D and E : Both pulses will be counted as the comparator works whatever polarity.
- Pulse F is an example of large event . It can be noticed that a large event is also counted as a medium and a small as well.



**Interest :**

The use of this principle allows for straightforward analysis of the test data, at run time. So, it is easy to react and adjust the beam conditions to obtain proper data. When preparing the report, it also shortens the subsequent run recorded data analysis exercise.

Lastly, using 3 different levels at a time, reduces the number of runs needed for the device characterization

**ADC converters :**

The here above method can also be transposed to the test of ADCs. In that case, the 3 windows analog comparator is replaced by a simple standalone micro controller witch execute the same windowing operation by soft.

**Working point variation and HOLD function :**

This window comparison is compatible with low frequency working point variation ( few Hertz ) . This is particularly useful with ADC and DAC devices : Saw tooth input pattern can be used to test the device with a uniform digital code distribution. In that case, the input saw tooth is rather a stair case signal. HOLD function allows to inhibit comparison and counting each time the pattern changes.

**Test signals definition**

**Supplies**

signal	module	$U_{Reg}$	$I_{max}$	$I_{LU}$	$I_{nom}$	$I_{\Delta}$	function
$V_L$	8						
$V_{A+}$	9						
$V_{A-}$	10						

- **signals**  $V_L$  ,  $V_{A+}$  &  $V_{A-}$  are 3 DC sources with constant voltage / current characteristic, software monitoring, Latch Up threshold detection, delayed start & stop triggering
- **module** : Slot position used by hardware & software control system
- **$U_{Reg}$**  : DC source set up for constant voltage operation
- **$I_{max}$** : DC source set up for constant current operation, useful on large DUT latch up or failure
- **$I_{LU}$** : software Latch Up detection current threshold
- **$I_{nom}$** : nominal current when DUT operates properly
- **$I_{\Delta}$** : minimum current measurement change required for event memory write
- **function**: DC source assignment ( DUT or test board auxiliary device)

**Latch Up timing**

$T_{wait}$	$T_{off}$	$T_{set\ up\ x\ 3}$	$T_{LU}$

- $T_{wait}$  Sustaining Latch Up time ( delay between detection and DC sources shut down)
- $T_{off}$  Off state duration
- $T_{set\ up\ x\ 3}$  Restart triggering Delay between the different internal sequential levels
- $T_{LU}$  Total latch Up sequence duration

**clocks & commands**

signal	module	period	pulse width	function
CK1	4			
CK2	4			
CK3	5			
CK4	6			
HOLD				

- **CK 1, CK2, CK3, CK 4** are 4 dedicated programmable logic signals (static or dynamic) which can be used for DUT Clock, DUT mode selection , Upset simulation ...
- **HOLD** is a dedicated signal generated by the test board circuitry ; HOLD = 1 disable all the event counters when the analog comparison is not available, during DUT level transitions ...

**Event counters**

signal	module	Pulse min.	Hold Off	function
CT1	16			SMALL or Logic event 1
CT2	18			MEDIUM or Logic event 2
CT3	20			LARGE or Logic event 3
CT4	22			Logic event 4

- signals CT1 ... CT4 are 4 count input channels , either for straightforward logic event acquisition or for window analog comparator acquisition
- Pulse min : minimum pulse width required , according to overall system bandwidth
- Hold Off: minimum delay imposed between the detection of two consecutive events

**oscilloscope monitoring @50Ω**

signal	Bandwidth	function	gain	nominal level
Vref				
Vout				

- signals **Vref** and **Vout** are the 2 analog input channels for both analog comparator and digital scope
- **Bandwidth**: overall channel bandwidth
- **gain**: channel gain between actual DUT level and scope displayed level

**Note** : The oscilloscope can be triggered by one of the event counter input signal CT1 ... CT4

**Check test**

nominal state check	
upset detection check	

To check that the device is operating properly, this test can be perform at any time under software control. The use of CK4 signal allows for two different modes :

- **nominal state check** : CK4 disable , absence of any event
- **upset detection check** : CK4 enable, presence of calibrated simulated event periodically introduced at a slow rate

**Test board**

Ref. : IL043-xx	Dim. :	slot :	
-----------------	--------	--------	--

- Each set up is dedicated to a specific slot number, in order to ensure that each device is tested with the proper set up conditions.