Document Properties | |
---|---|
Feedback to: | Anastasia Pesce |
Published: | 20-04-2018 |
Public Document |
ESA / SCC Specifications for 54S Series IC's
The ESA/SCC System is OBSOLETE and is superseded by the ESCC System .
Specifications for 54S Series IC's
All specification links are to pdf files with an average file size of 1 to 2 MB.
Doc. or Spec. No. | Issue | Rev. | Specification Title |
---|---|---|---|
![]() |
2 | Quad 2-Input Positive NAND Gates, based on type 54S00 | |
![]() |
2 | Quad 2-Input Positive AND Gate with Open Collector Output, based on type 54S09 | |
![]() |
2 | Triple 3-Input Positive NAND Gate, based on type 54S10 | |
![]() |
2 | Dual 4-Input Positive NAND Gate, based on type 54S20 | |
![]() |
2 | 8-Input Positive NAND Gate, based on type 54S30 | |
![]() |
2 | Quad 2-Input Positive NOR Gate, based on type 54S02 | |
![]() |
2 | Dual 4-Input Positive NAND Gate with Open Collector Outputs, based on type 54S22 | |
![]() |
2 | Dual 2-Wide 2-Input AND-OR INVERT Gates, based on type 54S51 | |
![]() |
2 | Quadruple 2-Input Exclusive OR Gate, based on type 54S86 | |
![]() |
2 | Dual 5-Input Positive NOR Gate, based on type 54S260 | |
![]() |
2 | Positive OR Gate, based on type 54S32 | |
![]() |
2 | 9-Bit Odd/Even Parity Generator/Checker, based on type 54S280 | |
![]() |
2 | Dual D Positive Edge Triggered Flip-Flop with Preset and Clear, based on type 54S74 | |
![]() |
2 | Dual J-K Negative-Edge-Triggered Flip-Flop with Preset, based on type 54S113 | |
![]() |
3 | Dual J-K Negative Edge Triggered Flip-Flop with Preset and Clear, based on type 54S112 | |
![]() |
2 | Hex D-Type Flip-Flop with Clear, based on type 54S174 | |
![]() |
2 | Quadruple D-Type Flip-Flop with Clear, based on type 54S175 | |
![]() |
2 | Octal D-Type 3-State Positive Edge-Triggered Flip-Flop, based on type 54S374 | |
![]() |
2 | Synchronous 4-Bit Binary Counter with Synchronous Clear, based on type 54S163 | |
![]() |
2 | Presettable Divide-by-2 and Divide-by-5 Counter, based on type 54S196 | |
![]() |
2 | 4-Bit Parallel Access Shift Register, based on type 54S195 | |
![]() |
2 | 4-Bit Bidirectional Universal Shift Register, based on type 54S194 | |
![]() |
2 | Hex Inverter, based on type 54S04 | |
![]() |
2 | Quad 2-Input Positive NAND Buffer, based on type 54S37 | |
![]() |
2 | Dual 4-Input Positive NAND 50 Ohm Line Driver, based on type 54S140 | |
![]() |
2 | 8-to-1 Line Data Selector/Multiplexer, based on type 54S151 | |
![]() |
2 | 4-Line-to-1-Line Data Selector/Multiplexer, based on type 54S153 | |
![]() |
2 | Decoder/Demultiplexer, based on type 54S138 | |
![]() |
2 | Data Selector/ Multiplexer with 3-State Outputs, based on type 54S251 | |
![]() |
2 | Quad 2-Line-to-1 Line Data Selectors/Multiplexers, based on type 54S158 |